

This Issue's Technology Perspective: Dual-Port RAMs

A dual-port RAM is a random-access memory that can be accessed simultaneously by two independent entities. This implies a dual-port memory *cell* in which both ports can be accessed simultaneously, using two independent sets of address, data, and control lines.

Early computers used the contents of a memory location as one operand and an accumulator in the CPU as the second operand. The results were usually stored in the accumulator. The first multi-port memories were probably used in the CPU of the first computers; many two-operand instructions are efficiently implemented using dual-port registers for the operands and the result.

The 74181 was the first IC ALU. In it, two 4-bit operands are operated upon according to a 4-bit command, and the result is output. The 74181 is a combinatorial device and provides no storage. The MM1 67901 was the first 4-bit slice that brought sixteen 4-bit registers onto the chip. It was second-sourced by AMD, becoming the 2901. At one time, five vendors offered this industry-standard bipolar

ALU. The Cypress CMOS CY7C901 is the highest-performance, TTL-compatible, 4-bit-slice workalike; it has a 16-word-deep, 4-bit-wide register array that is functionally equivalent to a 16×4 dual-port memory.

Before the dual-port memory cell existed, designers created dual-port RAMs from single-port RAMs by adding a multiplexer between the RAM and the two entities that shared it. The first applications for dual-port memories were for CPU register files. They can also serve as cache memories for data or instructions. However, the largest usage of dual-port RAMs is in communications, which includes the exchange of data between processors, processes, and systems.


Communication between systems does not require physical dual-port RAMs. Instead, a conventional RAM memory can be partitioned into virtual data-storage areas, or buffers, usually storing at least two data packets. The buffers are shared between the communications controller and the intelligent element that assembles the packets and stores them—usually a microprocessor. If the system con-

tains only one processor, however, the data buffers are not shared and the system needs neither a virtual nor a physical dual-port RAM.

The first dual-port RAM ICs to use a dual-port RAM cell were introduced in 1983, by Synertek. Even the original dual-port RAMs included two mailboxes for message passing. The concept of a "slave" companion was introduced in 1985, as a means to expand word width under control of a "master."

Most of the dual-port RAMs on the market today are functionally equivalent to the original Synertek products. Some, however, include significant new features, among them the dedicated semaphore registers used by Cypress dual-ports to provide efficient means of allocating exclusive priority accesses to blocks of shared memory locations. ♦

To learn more about dual-port RAMs, read the Technology Perspective starting on page 4.



Inner workings. The left-right symmetry of a dual-port RAM calls for left (L) and right (R) sets of address, data, and control signals. Address inputs (A_0 , A_1 , . . .), are unidirectional into the device; their states specify the memory location to be read from or written to. Data pins (IO_0 , IO_1 , . . .) are bidirectional; their states represent either data to be written or data to be read. Besides such standard control signals as chip enable (CE), read/write (R/W), and output enable (OE), plus interrupt (INT) and BUSY flags, some dual-ports have a semaphore-enable (SEM) control pin; semaphores permit software handshaking between ports.

For application assistance
when you need it . . .

On the Web, go to
<http://www.cypress.com>
then click "Support"
Email: cyapps@cypress.com

For product literature, see the
list of Cypress web site URLs on
the back cover.

INSIDE THIS ISSUE

Page 2:
UltraLogic™ Tools
Cypress's new Warp2
Release 4 offers you the
power of a \$20,000+
design tool for just \$99

Page 3:
Design Tips
Here's a clever way to sum
multiple operands using
minimal logic in an FPGA

Page 4:
Technology Perspective
Part 1 of 2 on specialty
memories gives you the
low-down on dual-port
RAMs

Page 6:
Dual-Port RAMs
Cypress's new family of $\times 16$
dual-ports boasts 15 ns
access—industry's fastest
Programmable Logic
Flash-erasable and reprogram-
mable, the PALCE20V8 is
Cypress's second GAL-compati-
ble device

Page 7:
UltraLogic Solutions
Use a Cypress CY7C371
CPLD to generate all the
flags needed to monitor
FIFO content
In the News
Recent design articles by
Cypress authors in the
electronics press

Visit Cypress on the
worldwide web at
<http://www.cypress.com>

