

## 512K x 8 SRAM Module

### Features

- **High-density 4-megabit SRAM module**
- **High-speed CMOS SRAMs**  
— Access time of 70 ns
- **Low active power**  
— 605 mW (max.)
- **2V data retention (L Version)**
- **JEDEC-compatible pinout**
- **32-pin, 0.6-inch-wide DIP package**
- **TTL-compatible inputs and outputs**
- **Low profile**  
— Max. height of 0.27 in.

- **Small PCB footprint**  
— 0.98 sq. in.


### Functional Description

The CYM1465 is a high-performance 4-megabit static RAM module organized as 512K words by 8 bits. This module is constructed using four 128K x 8 RAMs mounted on a substrate with pins. A decoder is used to interpret the higher-order addresses ( $A_{17}$  and  $A_{18}$ ) and to select one of the four RAMs.

Writing to the module is accomplished when the chip select ( $\overline{CS}$ ) and write enable ( $\overline{WE}$ ) inputs are both LOW. Data on the eight input/output pins ( $I/O_0$  through

$I/O_7$ ) of the device is written into the memory location specified on the address pins ( $A_0$  through  $A_{18}$ ). Reading the device is accomplished by taking chip select and output enable ( $\overline{OE}$ ) LOW while write enable remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins ( $A_0$  through  $A_{18}$ ) will appear on the eight appropriate data input/output pins ( $I/O_0$  through  $I/O_7$ ).

The input/output pins remain in a high-impedance state unless the module is selected, outputs are enabled, and write enable is HIGH.



### Selection Guide

	1465-70	1465-85	1465-100	1465-120	1465-150
Maximum Access Time (ns)	70	85	100	120	150
Maximum Operating Current (mA)	110	110	110	110	110
Maximum Standby Current (mA)	12	12	12	12	12

**Maximum Ratings**

(Above which the useful life may be impaired.)

 Storage Temperature .....  $-55^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$ 

Ambient Temperature with

 Power Applied .....  $-10^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ 

 Supply Voltage to Ground Potential .....  $-0.5\text{V}$  to  $+7.0\text{V}$ 

DC Voltage Applied to Outputs

 in High Z State .....  $-0.5\text{V}$  to  $+7.0\text{V}$ 

 DC Input Voltage .....  $-0.5\text{V}$  to  $+7.0\text{V}$ 
**Operating Range**


Range	Ambient Temperature	V <sub>CC</sub>
Commercial	$0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$	$5\text{V} \pm 10\%$
Industrial	$-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$	$5\text{V} \pm 10\%$

**Electrical Characteristics** Over the Operating Range


Parameter	Description	Test Conditions	1465		Unit
			Min.	Max.	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = - 1.0 mA	2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 2.1 mA		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.2	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage		-0.3	0.8	V
I <sub>IX</sub>	Input Load Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	-10	+10	μA
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>O</sub> ≤ V <sub>CC</sub> , Output Disabled	-20	+20	μA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA, $\overline{\text{CS}} \leq \text{V}_{\text{IL}}$		110	mA
I <sub>SB1</sub>	Automatic $\overline{\text{CS}}$ Power-Down Current	Max. V <sub>CC</sub> , $\overline{\text{CS}} \geq \text{V}_{\text{IH}}$ , Min. Duty Cycle = 100%		12	mA
I <sub>SB2</sub>	Automatic $\overline{\text{CS}}$ Power-Down Current	Max. V <sub>CC</sub> , $\overline{\text{CS}} \geq \text{V}_{\text{CC}} - 0.2\text{V}$ , V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V or V <sub>IN</sub> ≤ 0.2V	Standard Version	8	mA
			L Version	420	μA

**Capacitance**<sup>[1]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>CC</sub> = 5.0V	45	pF
C <sub>OUT</sub>	Output Capacitance		45	pF


**AC Test Loads and Waveforms**


1465-3



1465-4

Equivalent to: THÉVENIN EQUIVALENT


**Notes:**

1. Tested on a sample basis.
2. Test conditions assume signal transition times of 10 ns or less, timing reference levels of 1.5V, input levels of 0 to 3.0V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 100-pF load capacitance for 85-, 100-, 120-, and 150-ns speeds. C<sub>L</sub> = 30 pF for 70-ns speed.



**Switching Characteristics** Over the Operating Range<sup>[2]</sup>

Parameter	Description	1465 – 70		1465 – 85		1465 – 100		1465 – 120		1465 – 150		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE												
t <sub>RC</sub>	Read Cycle Time	70		85		100		120		150		ns
t <sub>AA</sub>	Address to Data Valid		70		85		100		120		150	ns
t <sub>OHA</sub>	Data Hold from Address Change	10		10		10		10		10		ns
t <sub>ACS</sub>	$\overline{\text{CS}}$ LOW to Data Valid		70		85		100		120		150	ns
t <sub>DOE</sub>	$\overline{\text{OE}}$ LOW to Data Valid		35		45		50		60		75	ns
t <sub>LZOE</sub>	$\overline{\text{OE}}$ LOW to Low Z	5		5		5		5		5		ns
t <sub>HZOE</sub>	$\overline{\text{OE}}$ HIGH to High Z <sup>[3]</sup>		25		30		35		45		55	ns
t <sub>LZCS</sub>	$\overline{\text{CS}}$ LOW to Low Z	10		10		10		10		10		ns
t <sub>HZCS</sub>	$\overline{\text{CS}}$ HIGH to High Z <sup>[3]</sup>		30		30		35		45		60	ns
WRITE CYCLE <sup>[4]</sup>												
t <sub>WC</sub>	Write Cycle Time	70		85		100		120		150		ns
t <sub>SCS</sub>	$\overline{\text{CS}}$ LOW to Write End	65		75		90		100		115		ns
t <sub>AW</sub>	Address Set-Up to Write End	65		75		90		100		110		ns
t <sub>HA</sub>	Address Hold from Write End	0		5		5		5		5		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		5		5		5		5		ns
t <sub>PWE</sub>	$\overline{\text{WE}}$ Pulse Width	55		65		75		85		95		ns
t <sub>SD</sub>	Data Set-Up to Write End	30		35		40		45		50		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		0		0		0		ns
t <sub>LZWE</sub>	$\overline{\text{WE}}$ HIGH to Low Z	5		5		5		5		5		ns
t <sub>HZWE</sub>	$\overline{\text{WE}}$ LOW to High Z <sup>[3]</sup>		25		30		35		40		45	ns

**Data Retention Characteristics** Over the Operating Range (L Version Only)


Parameter	Description	Test Conditions	Commercial		Industrial		Unit
			Min.	Max.	Min.	Max.	
V <sub>DR</sub>	V <sub>CC</sub> for Retention Data	$\overline{CS} \geq V_{CC} - 0.2V$	2		2		V
I <sub>CCDR3</sub>	Data Retention Current	V <sub>DR</sub> = 3.0V, $\overline{CS} \geq V_{CC} - 0.2V$ ,		50		150	μA
t <sub>CDR</sub> <sup>[5]</sup>	Chip Deselect to Data Retention Time	V <sub>IN</sub> ≥ V <sub>CC</sub> – 0.2V or	0		0		ns
t <sub>R</sub> <sup>[5]</sup>	Operation Recovery Time	V <sub>IN</sub> ≤ 0.2V	5		5		ms

**Notes:**

3. C<sub>L</sub> = 5 pF as in part (b) of AC Test Loads and Waveforms. Transition is measured ±500 mV from steady-state voltage.
4. The internal write time of the memory is defined by the overlap of  $\overline{CS}$  LOW and  $\overline{WE}$  LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
5. Guaranteed, not tested.




### Data Retention Waveform



1465-5


### Switching Waveforms

#### Read Cycle No. 1<sup>[6, 7]</sup>




1465-6

#### Read Cycle No. 2<sup>[6, 8]</sup>



1465-7

#### Write Cycle No. 1 ( $\overline{WE}$ Controlled)<sup>[4]</sup>



1465-8


#### Notes:

6.  $\overline{WE}$  is HIGH for read cycle.
7. Device is continuously selected,  $\overline{CS} = V_{IL}$ .
8. Address valid prior to or coincident with  $\overline{CS}$  transition LOW.



## Switching Waveforms (continued)

### Write Cycle No. 2 ( $\overline{CS}$ Controlled)<sup>[4, 9]</sup>



1465-9

**Note:**

9. If  $\overline{CS}$  goes HIGH simultaneously with  $\overline{WE}$  HIGH, the output remains in a high-impedance state.

## Truth Table

Inputs			Output	Mode
$\overline{CS}$	$\overline{WE}$	$\overline{OE}$		
H	X	X	High Z	Deselect/Power-Down
L	H	L	Data Out	Read Word
L	L	X	Data In	Write Word
L	H	H	High Z	Deselect



## Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
70	CYM1465PD-70C	PD03	32-Pin DIP Module	Commercial
	CYM1465LPD-70C			
85	CYM1465PD-85C	PD03	32-Pin DIP Module	Commercial
	CYM1465LPD-85C			
	CYM1465PD-85I	PD03	32-Pin DIP Module	Industrial
	CYM1465LPD-85I			
100	CYM1465PD-100C	PD03	32-Pin DIP Module	Commercial
	CYM1465LPD-100C			
	CYM1465PD-100I	PD03	32-Pin DIP Module	Industrial
	CYM1465LPD-100I			
120	CYM1465PD-120C	PD03	32-Pin DIP Module	Commercial
	CYM1465LPD-120C			
	CYM1465PD-120I	PD03	32-Pin DIP Module	Industrial
	CYM1465LPD-120I			
150	CYM1465PD-150C	PD03	32-Pin DIP Module	Commercial
	CYM1465LPD-150C			
	CYM1465PD-150I	PD03	32-Pin DIP Module	Industrial
	CYM1465LPD-150I			

Document #: 38-M-00036-D

## Package Diagrams

32-Pin DIP Module PD03

