



PRELIMINARY

CYM1838

## 128K x 32 Static RAM Module

### Features

- High-density 4-megabit SRAM module
- High-speed CMOS SRAMs
  - Access time of 25 ns
- 66-pin, 1.1-inch-square PGA package
- Low active power
  - 4.0W (max.)
- Hermetic SMD technology
- TTL-compatible inputs and outputs
- Commercial and military temperature ranges

### Functional Description

The CYM1838 is a very high performance 4-megabit static RAM module organized as 128K words by 32 bits. The module is constructed using four 128K x 8 static RAMs mounted onto a multilayer ceramic substrate. Four chip selects ( $\overline{CS}_1, \overline{CS}_2, \overline{CS}_3, \overline{CS}_4$ ) are used to independently enable the four bytes. Reading or writing can be executed on individual bytes or any combination of multiple bytes through proper use of selects.


Writing to each byte is accomplished when the appropriate chip selects ( $\overline{CS}$ ) and write enable ( $\overline{WE}$ ) inputs are both LOW.

Data on the input/output pins ( $I/O_x$ ) is written into the memory location specified on the address pins ( $A_0$  through  $A_{16}$ ).

Reading the device is accomplished by taking chip selects LOW while write enable remains HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the data input/output pins.

The data input/output pins remain in a high-impedance state when write enable is LOW or the appropriate chip selects are HIGH.


### Logic Block Diagram



1838-1

### Pin Configuration

PGA  
Top View



1838-2

### Selection Guide

		1838-25	1838-30	1838-35
Maximum Access Time (ns)		25	30	35
Maximum Operating Current (mA)	Commercial	720	720	720
	Military	720	720	720
Maximum Standby Current (mA)	Commercial	240	240	240
	Military	240	240	240



## Maximum Ratings

(Above which the useful life may be impaired.)

Storage Temperature .....  $-65^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$   
 Supply Voltage to Ground Potential .....  $-0.5\text{V}$  to  $+7.0\text{V}$   
 DC Voltage Applied to Outputs  
 in High Z State .....  $-0.5\text{V}$  to  $+7.0\text{V}$   
 DC Input Voltage .....  $-0.5\text{V}$  to  $+7.0\text{V}$

## Operating Range

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	$0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$	$5\text{V} \pm 10\%$
Military	$-55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$	$5\text{V} \pm 10\%$

## Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	1838		Unit
			Min.	Max.	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = - 4.0 mA	2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.2	6.0	V
V <sub>IL</sub>	Input LOW Voltage		-0.3	0.8	V
I <sub>Ix</sub>	Input Load Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub> , V <sub>CC</sub> = Max.	-10	+10	μA
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>O</sub> ≤ V <sub>CC</sub> , Output Disabled	-10	+10	μA
I <sub>CCx32</sub>	V <sub>CC</sub> Operating Supply Current by 32 Mode	V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA, $\overline{\text{CS}} \leq \text{V}_{\text{IL}}$		720	mA
I <sub>CCx16</sub>	V <sub>CC</sub> Operating Supply Current by 16 Mode	V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA, $\overline{\text{CS}} \leq \text{V}_{\text{IL}}$		480	mA
I <sub>CCx8</sub>	V <sub>CC</sub> Operating Supply Current by 8 Mode	V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA, $\overline{\text{CS}} \leq \text{V}_{\text{IL}}$		360	mA
I <sub>SB1</sub>	Automatic $\overline{\text{CS}}$ Power-Down Current <sup>[1]</sup>	Max. V <sub>CC</sub> ; $\overline{\text{CS}} \geq \text{V}_{\text{IH}}$ , Min. Duty Cycle = 100%		240	mA
I <sub>SB2</sub>	Automatic $\overline{\text{CS}}$ Power-Down Current <sup>[1]</sup>	Max. V <sub>CC</sub> ; $\overline{\text{CS}} \geq \text{V}_{\text{CC}} - 0.2\text{V}$ , V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V or V <sub>IN</sub> ≤ 0.2V		40	mA




## Capacitance<sup>[2]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>CC</sub> = 5.0V	50	pF
C <sub>OUT</sub>	Output Capacitance		50	pF


### Notes:

1. A pull-up resistor to V<sub>CC</sub> on the  $\overline{\text{CS}}$  input is required to keep the device deselected during V<sub>CC</sub> power-up, otherwise I<sub>SB</sub> will exceed values given.
2. Tested on a sample basis.

## AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT




**Switching Characteristics** Over the Operating Range<sup>[3]</sup>


Parameter	Description	1838–25		1838–30		1838–35		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE								
t <sub>RC</sub>	Read Cycle Time	25		30		35		ns
t <sub>AA</sub>	Address to Data Valid		25		30		35	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		3		3		ns
t <sub>ACS</sub>	$\overline{\text{CS}}$ LOW to Data Valid		25		30		35	ns
t <sub>DOE</sub>	$\overline{\text{OE}}$ LOW to Data Valid		12		13		15	ns
t <sub>LZOE</sub>	$\overline{\text{OE}}$ LOW to Low Z	0		0		0		ns
t <sub>HZOE</sub>	$\overline{\text{OE}}$ HIGH to High Z		10		15		20	ns
t <sub>LZCS</sub>	$\overline{\text{CS}}$ LOW to Low Z <sup>[4]</sup>	0		0		0		ns
t <sub>HZCS</sub>	$\overline{\text{CS}}$ HIGH to High Z <sup>[4, 5]</sup>		15		18		20	ns
WRITE CYCLE <sup>[6]</sup>								
t <sub>WC</sub>	Write Cycle Time	25		30		35		ns
t <sub>SCS</sub>	$\overline{\text{CS}}$ LOW to Write End	20		25		30		ns
t <sub>AW</sub>	Address Set-Up to Write End	20		25		30		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		0		ns
t <sub>PWE</sub>	$\overline{\text{WE}}$ Pulse Width	17		21		25		ns
t <sub>SD</sub>	Data Set-Up to Write End	12		13		15		ns
t <sub>HD</sub>	Data Hold from Write End	2		2		2		ns
t <sub>LZWE</sub>	$\overline{\text{WE}}$ HIGH to Low Z	0		0		0		ns
t <sub>HZWE</sub>	$\overline{\text{WE}}$ LOW to High Z <sup>[5]</sup>	0	10	0	12	0	15	ns

**Notes:**


- Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30-pF load capacitance.
- At any given temperature and voltage condition, t<sub>HZCS</sub> is less than t<sub>LZCS</sub> for any given device. These parameters are guaranteed by design and not 100% tested.
- t<sub>HZCS</sub> and t<sub>HZWE</sub> are specified with C<sub>L</sub> = 5 pF as in part (b) of AC Test Loads and Waveforms. Transition is measured ±500 mV from steady-state voltage.
- The internal write time of the memory is defined by the overlap of  $\overline{\text{CS}}$  LOW and  $\overline{\text{WE}}$  LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.

**Switching Waveforms**
**Read Cycle No. 1<sup>[7, 8]</sup>**


1838-5

**Read Cycle No. 2<sup>[7, 9]</sup>**



1838-6

**Write Cycle No. 1 ( $\overline{WE}$  Controlled)<sup>[6, 10]</sup>**


1838-7

**Notes:**

7.  $\overline{WE}_N$  is HIGH for read cycle.
8. Device is continuously selected,  $\overline{CS} = V_{IL}$  and  $\overline{OE} = V_{IL}$ .
9. Address valid prior to or coincident with  $\overline{CS}$  transition LOW.
10. Data I/O will be high impedance if  $\overline{OE} = V_{IH}$ .

**Switching Waveforms (continued)**
**Write Cycle No. 2 ( $\overline{\text{CS}}$  Controlled)[6, 10, 11]**


1838-8

**Note:**

11. If  $\overline{\text{CS}}$  goes HIGH simultaneously with  $\overline{\text{WE}}$  HIGH, the output remains in a high-impedance state.

**Truth Table**

$\overline{\text{CS}}_N$	$\overline{\text{OE}}$	$\overline{\text{WE}}_N$	Input/Output	Mode
H	X	X	High Z	Deselect/Power-Down
L	L	H	Data Out	Read
L	X	L	Data In	Write
L	H	H	High Z	Deselect

**Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
25	CYM1838HG-25C	HG01	66-Pin PGA Module	Commercial
	CYM1838HG-25M	HG01	66-Pin PGA Module	Military
	CYM1838HG-25MB	HG01	66-Pin PGA Module	
30	CYM1838HG-30C	HG01	66-Pin PGA Module	Commercial
	CYM1838HG-30M	HG01	66-Pin PGA Module	Military
	CYM1838HG-30MB	HG01	66-Pin PGA Module	
35	CYM1838HG-35C	HG01	66-Pin PGA Module	Commercial
	CYM1838HG-35M	HG01	66-Pin PGA Module	Military
	CYM1838HG-35MB	HG01	66-Pin PGA Module	

Document #: 38-M-00046-B

**Package Diagram**
**66-Pin PGA Module HG01**
