

82420 PCIset-Compatible Level II Cache Modules

Features

- **128K-byte (CYM9230) or 256K-byte (CYM9231) cache module organized as 32K by 32 or 64K by 32**
- **Tag width of 9 bits plus valid bit**
- **Independent dirty bit**
- **Operates with systems based on the Intel™ 82420 core logic**
- **Zero-wait state operation at 33 Mhz**
- **Constructed using standard asynchronous SRAMs**
- **112-pin Burndy Connector, Part Number CELP2X56SC3Z48**
- **Single 5V ($\pm 5\%$) power supply**

- **TTL-compatible inputs/outputs**


Functional Description

The CYM9230 module series is a family of cache memory subsystems for Intel 486-based systems. The CYM9230 (128Kbytes) contains one memory bank organized as 32K by 32. The CYM9231 (256Kbytes) contains two banks for interleaved operation. In addition, each module contains two SRAMs, supporting a 9-bit tag and valid bit, and a single-bit, separate I/O SRAM supporting a dirty bit. The address signals for the Data and Dirty SRAMs are latched.

These modules are designed for zero wait state operation in 486-based systems operating at a bus speed of 33 Mhz. They are designed for compatibility with the Intel 82420 PCIset and other chip sets. The baseline speed grade is built using 12 nanosecond Tag SRAMs and 20 nanosecond Data SRAMs.

The modules are configured as a 112-pin card-edge memory module. It is constructed using standard asynchronous SRAMs in SOJ packages mounted on an epoxy laminate substrate. The module dimensions are 3.145 inches long by 1.105 inches high by 0.365 inches thick.

Logic Block Diagram



Selection Guide

	CYM9230PB-20	CYM9231PB-20
Cache Size (KB)	128	256
Data SRAM (ns)	20	20
Dirty SRAM (ns)	15	15
Tag/Valid SRAM (ns)	12	12

Intel is a trademark of Intel Corporation.



Pin Configuration

Dual Read-out SIMM

Top View

GND	57	1	GND
D ₀	58	2	D ₁
D ₂	59	3	D ₃
D ₄	60	4	D ₅
D ₆	61	5	D ₇
V _{CC}	62	6	V _{CC}
NC	63	7	NC
D ₈	64	8	D ₉
D ₁₀	65	9	D ₁₁
D ₁₂	66	10	D ₁₃
GND	67	11	GND
D ₁₄	68	12	D ₁₅
D ₁₆	69	13	D ₁₇
D ₁₈	70	14	D ₁₉
D ₂₀	71	15	D ₂₁
V _{CC}	72	16	V _{CC}
D ₂₂	73	17	D ₂₃
NC	74	18	NC
D ₂₄	75	19	D ₂₅
D ₂₆	76	20	D ₂₇
GND	77	21	GND
D ₂₈	78	22	D ₂₉
D ₃₀	79	23	D ₃₁
A ₂₋₀	80	24	NC (A ₂₋₁ for 9231)
A ₃₋₀	81	25	NC (A ₃₋₁ for 9231)
V _{CC}	82	26	V _{CC}
A ₄	83	27	A ₅
A ₆	84	28	A ₇
A ₈	85	29	A ₉
A ₁₀	86	30	A ₁₁
A ₁₂	87	31	A ₁₃
A ₁₄	88	32	A ₁₅
A ₁₆	89	33	NC (A ₁₇ for 9231)
NC	90	34	NC
GND	91	35	GND
DIRTYI	92	36	DIRTYO
TAG0	93	37	TAG1
TAG2	94	38	TAG3
TAG4	95	39	TAG5
GND	96	40	GND
TAG6	97	41	TAG7
VALID	98	42	TAG8
TAGCS	99	43	ALE
TAGWE	100	44	WE0
V _{CC}	101	45	V _{CC}
GND	102	46	GND
TAGOE	103	47	WE1
DIRTYWE	104	48	WE2
DIRTYCS	105	49	WE3
V _{CC}	106	50	V _{CC}
OE0	107	51	NC (OE1 for 9231)
CS0	108	52	NC (CS1 for 9231)
PD ₀	109	53	PD ₁
PD ₂	110	54	PD ₃
PD ₄	111	55	NC
GND	112	56	GND

9230-2



PRELIMINARY

CYM9230
CYM9231

Pin Descriptions

Name	Description
A[18:4]	Host Address Bus
A3–A0	Host Address Bit 3, Bank 0
A2–A0	Host Address Bit 2, Bank 0
D[31:0]	Host Data Bus
$\overline{\text{CS}}_0$	Bank 0 Chip Set
$\overline{\text{WE}}[3:0]$	Cache Byte Write Enables
$\overline{\text{OE}}_0$	Bank 0 Output Enable
ALE	Address Latch Enable
TAG[7:0]	Tag Data Bus
VALID	Valid Bit
$\overline{\text{TAGCS}}$	Tag Chip Select
$\overline{\text{TAGO}}_E$	Tag Output Enable
$\overline{\text{TAGWE}}$	Tag Write Enable
DIRTYI	Dirty Bit Input
DIRTYO	Dirty Bit Output
$\overline{\text{DIRTYCS}}$	Dirty Chip Select
$\overline{\text{DIRTYWE}}$	Dirty Write Enable
PD[4:0]	Presence Detect Output Pins
NC	No Connection
A3–A1	Host Address Bit 3, Bank 1
A2–A1	Host Address Bit 2, Bank 1
$\overline{\text{CS}}_1$	Bank 1 Chip Select
$\overline{\text{OE}}_1$	Bank 1 Output Enable

Presence Detect Table

	PD ₄	PD ₃	PD ₂	PD ₁	PD ₀
CYM9230	V _{CC}	NC	V _{CC}	NC	V _{CC}
CYM9231	V _{CC}	NC	V _{CC}	V _{CC}	NC



PRELIMINARY

CYM9230
CYM9231

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature -65°C to $+150^{\circ}\text{C}$

Ambient Temperature with
Power Applied 0°C to $+70^{\circ}\text{C}$

Supply Voltage to Ground Potential -0.5V to $+7.0\text{V}$

DC Voltage Applied to Outputs
in High Z State -0.5V to $+7.0\text{V}$

DC Input Voltage -3.0V to $+7.0\text{V}$

Static Discharge Voltage $>2001\text{V}$

Latch-Up Current $>200\text{ mA}$

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0°C to $+70^{\circ}\text{C}$	$5\text{V} \pm 5\%$

Electrical Characteristics Over the Operating Range^[12]

Parameter	Description	Test Conditions	CYM9230 CYM9231		Unit
			Min.	Max.	
V _{OH}	Output HIGH Voltage	V _{CC} = Min., I _{OH} = -4.0 mA	2.4		V
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 8 mA		0.4	V
V _{IH}	Input HIGH Voltage		2.2	V _{CC} +0.3	V
V _{IL}	Input LOW Voltage		-0.5	0.8	V
I _{CC}	V _{CC} Operating Supply Current (CYM9230 only).	V _{CC} = Max., I _{OUT} = 0 mA f=f _{max} = $1/t_{\text{RC}}$		1050	mA
I _{CC}	V _{CC} Operating Supply Current (CYM9231 only).	V _{CC} = Max., I _{OUT} = 0 mA f=f _{max} = $1/t_{\text{RC}}$		1800	mA

Ordering Information

Cache Memory Size	Ordering Code	Package Type	Package Name	Operating Range
128K	CYM9230PB-20C	PM15	112-Pin Dual-Readout SIMM	Commercial
256K	CYM9231PB-20C	PM16	112-Pin Dual-Readout SIMM	Commercial

Document #: 38-M-00064




PRELIMINARY

CYM9230
CYM9231

Package Diagram

112-Pin Dual-Readout SIMM PM15



112-Pin Dual-Readout SIMM PM16

