

## 32K x 8 Synchronous SRAM

### Features

- Synchronous 32K x 8 SRAM
- Supports 33-MHz 486 cache systems with zero wait states
- Clock-to-output time  
— 20 ns into 30 pF
- Synchronous self-timed write
- TTL-compatible inputs and outputs
- Easy memory expansion with  $\overline{OE}$  feature

### Functional Description


The CY7C193 is a synchronous 32K x 8 SRAM designed to allow zero-wait-state cache designs, both write back and write through, in microprocessor-based systems with 33-MHz bus speeds. The SRAM has a fast clock-to-output time of 20 ns into a load of 30 pF. The address, data, and  $\overline{WE}$

signals are all synchronous, while the  $\overline{OE}$  signal is asynchronous.

If  $\overline{WE}$  is sampled HIGH at the rising edge of CLK (signifying a read cycle), the address is captured in the on-chip address register. The data is then driven out a maximum of 20 ns later (if the load on the data lines is 30 pF) allowing ample time for the data to be set up to the next rising edge of the clock in a 33-MHz cache system. If the load on the data lines is less than 30 pF, the clock-to-output time will be faster than 20 ns. See the derating curve at the end of the datasheet for details. The output data can also be controlled asynchronously by  $\overline{OE}$ . The data I/O lines will switch from outputs to inputs (i.e., to the high-impedance state) within 7 ns of  $\overline{OE}$  going HIGH. Valid data will be driven back out within 10 ns of  $\overline{OE}$  going LOW again.

If the  $\overline{WE}$  signal is sampled LOW at the rising edge of CLK (signifying a write cycle), the address is captured in the on-chip address register and the data to be written is captured in the data-in register. The CY7C193 then performs a synchronous self-timed write of the data to the specified location. The data I/O lines should be put into the high-impedance state by bringing  $\overline{OE}$  HIGH before the data to be written is driven in to the SRAM.

Although the CY7C193 is ideally suited for 33-MHz 486-based cache systems, it is very useful in many other applications as well. The synchronous address and data interface, along with the synchronous self-timed write feature, simplify designs of almost any system.



### Selection Guide

		7C193-20
Maximum Access Time (ns)		20
Maximum Operating Current (mA)	Commercial	160



## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature .....  $-65^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$   
 Ambient Temperature with  
 Power Applied .....  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$   
 Supply Voltage to Ground Potential  
 (Pin 28 to Pin 14) .....  $-0.5\text{V}$  to  $+7.0\text{V}$   
 DC Voltage Applied to Outputs  
 in High Z State .....  $-0.5\text{V}$  to  $V_{\text{CC}} + 0.5\text{V}$   
 DC Input Voltage .....  $-0.5\text{V}$  to  $V_{\text{CC}} + 0.5\text{V}$

Output Current into Outputs (LOW) ..... 20 mA

Static Discharge Voltage .....  $>2001\text{V}$   
 (per MIL-STD-883, Method 3015)

Latch-Up Current .....  $>200\text{ mA}$

## Operating Range

Range	Ambient Temperature	$V_{\text{CC}}$
Commercial	$0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$	$5\text{V} \pm 5\%$



## Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	7C193-20		Unit
			Min.	Max.	
$V_{\text{OH}}$	Output HIGH Voltage	$V_{\text{CC}} = \text{Min.}, I_{\text{OH}} = -4.0\text{ mA}$	2.4		V
$V_{\text{OL}}$	Output LOW Voltage	$V_{\text{CC}} = \text{Min.}, I_{\text{OL}} = 8.0\text{ mA}$		0.4	V
$V_{\text{IH}}$	Input HIGH Voltage		2.2	$V_{\text{CC}} + 0.3\text{V}$	V
$V_{\text{IL}}$	Input LOW Voltage		-0.5	0.8	V
$I_{\text{IX}}$	Input Load Current	$\text{GND} \leq V_{\text{I}} \leq V_{\text{CC}}$	-5	+5	$\mu\text{A}$
$I_{\text{OZ}}$	Output Leakage Current	$\text{GND} \leq V_{\text{O}} \leq V_{\text{CC}}, \text{Output Disabled}$	-5	+5	$\mu\text{A}$
$I_{\text{OS}}$	Output Short Circuit Current <sup>[1]</sup>	$V_{\text{CC}} = \text{Max.}, V_{\text{OUT}} = \text{GND}$		-300	mA
$I_{\text{CC}}$	$V_{\text{CC}}$ Operating Supply Current	$V_{\text{CC}} = \text{Max.}, I_{\text{OUT}} = 0\text{ mA}, f = f_{\text{MAX}} = 1/t_{\text{RC}}$		160	mA

## Capacitance<sup>[2]</sup>


Parameter	Description	Test Conditions	Max.	Unit
$C_{\text{IN}}$	Input Capacitance	$T_{\text{A}} = 25^{\circ}\text{C}, f = 1\text{ MHz}, V_{\text{CC}} = 5.0\text{V}$	8	pF
$C_{\text{OUT}}$	Output Capacitance		8	pF

## AC Test Loads and Waveforms



C193-4

Equivalent to: THÉVENIN EQUIVALENT



## Notes:

- Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- Tested initially and after any design or process changes that may affect these parameters.



## Switching Characteristics Over the Operating Range<sup>[1, 3]</sup>


Parameter	Description	7C193–20		Unit
		Min.	Max.	
$t_{CYC}$	Clock Cycle Time	30		ns
$t_{CH}$	Clock Pulse Width High	11		ns
$t_{CL}$	Clock Pulse Width Low	11		ns
$t_{CDV}$	Clock Rise to Data Output Valid		20	ns
$t_{DOH}$	Data Output Hold after Clock Rise	3		ns
$t_{AS}$	Address Setup Before Clock Rise	5		ns
$t_{AH}$	Address Hold After Clock Rise	1		ns
$t_{WES}$	$\overline{WE}$ Setup Before Clock Rise	5		ns
$t_{WEH}$	$\overline{WE}$ Hold After Clock Rise	1		ns
$t_{DS}$	Data Input Setup Before Clock Rise	5		ns
$t_{DH}$	Data Input Hold After Clock Rise	1		ns
$t_{DOE}$	$\overline{OE}$ Low to Output Valid		9	ns
$t_{HZOE}$	$\overline{OE}$ High to Output High-Z <sup>[4, 5]</sup>		7	ns
$t_{WEHZ}$	$\overline{WE}$ Sampled Low to Output High-Z <sup>[4]</sup>		10	ns
$t_{LZOE}$	$\overline{OE}$ LOW to Low-Z <sup>[5]</sup>	0		
$t_{CLZ}$	Clock Rise to Low-Z	8		

### Notes:

- Test conditions assume signal transition time ( $t_r$ ,  $t_f$ ) of 3 ns or less, timing reference level of 1.5V, input pulse level of 0 to 3.0V, and outputs loading per specified  $I_{OH}/I_{OL}$ , outputs loaded with 30 pF per (a) in AC Test Loads and Waveforms.
- $t_{HZOE}$  and  $t_{WEHZ}$  are specified with 5 pF capacitive load per (b) in AC Test Loads and Waveforms. Transition is measured  $\pm 500$  mV from steady state voltage.
- At any given temperature and voltage condition,  $t_{HZOE}$  is less than  $t_{LZOE}$  and  $t_{WEHZ}$  is less than  $t_{CLZ}$  for any given device.

## Switching Waveforms


### Read Cycle






## Switching Waveforms (continued)

### Write Cycle



C193-6

### $\overline{OE}$ Timing




C193-7



## Switching Waveforms (continued)

### Read-Write-Read Timing




C193-8




## Typical DC and AC Characteristics


**NORMALIZED SUPPLY CURRENT vs. SUPPLY VOLTAGE**




**NORMALIZED SUPPLY CURRENT vs. AMBIENT TEMPERATURE**




**OUTPUT SOURCE CURRENT vs. OUTPUT VOLTAGE**




**NORMALIZED ACCESS TIME vs. SUPPLY VOLTAGE**




**NORMALIZED ACCESS TIME vs. AMBIENT TEMPERATURE**




**OUTPUT SINK CURRENT vs. OUTPUT VOLTAGE**




**TYPICAL POWER-ON CURRENT vs. SUPPLY VOLTAGE**



**TYPICAL ACCESS TIME CHANGE vs. OUTPUT LOADING**



**NORMALIZED  $I_{CC}$  vs. CYCLE TIME**





## CY7C193

### Ordering Information


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
20	CY7C193-20PC	P21	28-Lead (300-Mil) Molded DIP	Commercial
	CY7C193-20VC	V21	28-Lead Molded SOJ	

Shaded area contains preliminary information.

Document #: 38-00254-A

### Package Diagrams

#### 28-Lead (300-Mil) Molded DIP P21



#### 28-Lead (300-Mil) Molded SOJ V21

