


**ComL™ SERIES**
**Product Features**

- Low Voltage Operation  
 $V_{DD} = 3.3V$
- 1:8 Fanout
- Single input configurable for LVDS, LVPECL or LVTTTL
- 8 pair of LVPECL outputs
- Drives either a 50 ohm or 100 ohm load (Selectable)
- Low input capacitance
- Low output skew
- Low propagation delay  
*Typical ( $t_{pd} < 4ns$ )*
- $F_{max} > 400MHz$
- Industrial Operation at  $0^{\circ}C$  to  $+85^{\circ}C$
- Packages available include: TSSOP

**Block Diagram**

**Product Description**


This CYPRESS series of network circuits are produced using advanced 0.35-micron CMOS technology, achieving the industries fastest logic.

The CYPRESS CY2DP818 fanout buffer features a single LVDS or a single ended LVTTTL compatible input and 8 LVPECL output pairs.

Designed for Data Communications clock management applications, the large fanout from a single input reduces loading on the input clock.

The DP818 is ideal for both level translations from single ended to LVPECL and/or for the distribution of LVPECL-based clock signals.

The CYPRESS CY2DP818 has configurable input and output functions. The input can be selectable for LVCMOS/LVTTTL, LVPECL or LVDS signal.

**Pin Configuration**




# 1:8 Clock Fanout Buffer

## ComL™ SERIES

### Pin Description

| Pin Number  | Pin Name  | Pin Interface Standard   | Description   |
|---|---|--|---|
| 1, 6,9,12,<br>18,19,20,38                                     | GND   | POWER  | Ground  |
| 2,3,4,5,8, 13<br>14,15,16,17,29                               | VDD   | POWER  | Power Supply  |
| 10,11   | Input A, Input B(#)   | Default LVPECL /<br>InConfig : LDVS /<br>Optional LVTTTL single pin. | Differential input pair   |
| 37, 36,35,34,<br>33,32,31, 30,<br>28,27,26,25,<br>24,23,22,21 | Q1A, Q1B, Q2A, Q2B,<br>Q3A, Q3B, Q4A, Q4B,<br>Q5A, Q5B, Q6A, Q6B,<br>Q7A, Q7B, Q8A, Q8B | LVPECL   | Differential Outputs  |
| 6   | InConfig  | LVTTL / LVCMOS   | Converts inputs from the default<br>LVPECL (logic = 0)<br>To LDVS (logic = 1)<br><b>See Fig.7 for additional Information</b>    |
| 7   | CNTRL   | LVTTL / LVCMOS   | Converts into a High-speed driver.<br>Logic = 0 = 100 ohm<br>Logic = 1 = 50 ohm<br><b>See Fig. 7 for additional Information</b> |

### Absolute Maximum Ratings:

|  |                   |
|--|-------------------|
| Storage Temperature  | -65°C to 150°C    |
| Ambient Temperature  | 0°C to +85°C      |
| Supply Voltage to Ground Potential<br>(Inputs and Vcc only)  | -0.3V to 4.6V     |
| Supply Voltage to Ground Potential<br>(outputs and D/O only) | -0.3V to VDD+0.3V |
| DC Input Voltage   | -0.3V to VDD+0.3V |
| DC Output Voltage  | -0.3V to VDD+3.9V |
| Power Dissipation  | 0.75W             |

*Note: Stresses greater than those listed under absolute maximum ratings may cause permanent damage to the device. This is intended to be a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.*

### Power Supply Characteristics

| Symbol | Parameter                       | Test Conditions  | Min. | Typ. | Max | Unit   |
|--------|---------------------------------|--|------|------|-----|--------|
| ICCD   | Dynamic Power Supply<br>Current | VDD = Max<br>Input toggling 50% Duty<br>Cycle, Outputs Open              | -    | 0.4  | 0.5 | mA/MHz |
| IC     | Total Power Supply<br>Current   | VDD = Max<br>Input toggling 50% Duty<br>Cycle, Outputs Open<br>fL=100MHz | -    | 20   | 50  | mA     |



# 1:8 Clock Fanout Buffer

## ComL™ SERIES

### LVDS Input D.C. Electrical Characteristics: @ 3.3V

D.C. Electrical Characteristics (Over the Operating Range , TA =0°C to +85°C, VDD=3.3V +/-5%

| Parameter       | Description   | Test Conditions  | Min.                  | Typ.                         | Max   | Units |
|-----------------|---|--|-----------------------|------------------------------|-------|-------|
| V <sub>ID</sub> | Magnitude of Differential Input Voltage                               |  | 100                   |                              | 600   | mV    |
| V <sub>IC</sub> | Common-Mode of Differential Input Voltage V <sub>ID</sub>   (min&max) |  | V <sub>ID</sub>   / 2 | 2.4-( V <sub>ID</sub>   / 2) |       | V     |
| V <sub>IH</sub> | Input High Voltage  | Guaranteed Logic High Level                                  | 2                     |                              |       | V     |
| V <sub>IL</sub> | Input Low Voltage   | Guaranteed Logic Low Level                                   |                       |                              | 0.8   | V     |
| I <sub>IH</sub> | Input High Current  | V <sub>DD</sub> =Max V <sub>IN</sub> =V <sub>DD</sub>        |                       | +/-10                        | +/-20 | uA    |
| I <sub>IL</sub> | Input Low Current   | V <sub>DD</sub> =Max V <sub>IN</sub> =V <sub>SS</sub>        |                       | +/-10                        | +/-20 | uA    |
| I <sub>I</sub>  | Input High Current  | V <sub>DD</sub> =Max, V <sub>IN</sub> =V <sub>DD</sub> (max) |                       |                              | +/-20 | uA    |

### LVPECL Input D.C. Electrical Characteristics: @ 3.3V

D.C. Electrical Characteristics (Over the Operating Range , TA =0°C to +85°C, VDD=3.3V +/-5%

| Parameter       | Description                    | Test Conditions   | Min. | Typ   | Max   | Units |
|-----------------|--------------------------------|---|------|-------|-------|-------|
| V <sub>ID</sub> | Differential input voltage p-p | Guaranteed Logic High Level                                   | 400  |       | 2600  | mV    |
| V <sub>IH</sub> | Input High Voltage             | Guaranteed Logic High Level                                   | 2.15 |       | 2.4   | V     |
| V <sub>IL</sub> | Input Low Voltage              | Guaranteed Logic Low Level                                    | 1.5  |       | 1.8   | V     |
| I <sub>IH</sub> | Input High Current             | V <sub>DD</sub> =Max V <sub>IN</sub> =V <sub>DD</sub>         |      | +/-10 | +/-20 | uA    |
| I <sub>IL</sub> | Input Low Current              | V <sub>DD</sub> =Max V <sub>IN</sub> =V <sub>SS</sub>         |      | +/-10 | +/-20 | uA    |
| I <sub>I</sub>  | Input High Current             | V <sub>DD</sub> =Max., V <sub>IN</sub> =V <sub>DD</sub> (Max) |      |       | +/-20 | uA    |

### LVPECL Output D.C. Electrical Characteristics: @ 3.3V

D.C. Electrical Characteristics (Over the Operating Range , TA =0°C to +85°C, VDD=3.3V +/-5%

| Parameter       | Description                            | Test Conditions  | Min. | Typ  | Max  | Units |
|-----------------|--|--|------|------|------|-------|
| V <sub>OD</sub> | Driver Differential Output voltage p-p | V <sub>DD</sub> =Min., V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub> RL=75 ohm               | 1100 |      | 2200 | mV    |
|                 |  | RL=50 ohm  | 1100 |      | 2200 | mV    |
| V <sub>OC</sub> | Driver common-mode p-p                 | V <sub>DD</sub> =Min., V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub> RL=75 ohm               |      | 2100 |      | mV    |
| Risetime        | Differential 20% to 80%                | CL=10pF RL & CL to GND RL=75 ohm   | 600  |      | 300  | pS    |
| Falltime        |  |  | 600  |      | 300  | pS    |
| V <sub>OH</sub> | Output High Voltage                    | V <sub>DD</sub> =Min., V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub> I <sub>OH</sub> = -12mA | 1.8  |      | 2.4  | V     |
| V <sub>OL</sub> | Output Low Voltage                     | V <sub>DD</sub> =Min., V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub>                         | 1.2  |      | 1.7  | V     |
| I <sub>OS</sub> | Short Circuit Current                  | V <sub>DD</sub> =Max, V <sub>OUT</sub> = GND   |      |      | -50  | mA    |



# 1:8 Clock Fanout Buffer

## ComL™ SERIES

### AC Switching Characteristics @ 3.3

| AC Switching Characteristics Over Operating Range $V_{DD} = 3.3V \pm 5\%$ , Temperature = $0^{\circ}C$ to $+85^{\circ}C$ |  |            |     |      |     |       |
|--|--|------------|-----|------|-----|-------|
| Symbol   | Parameter  | Conditions | Min | Typ. | Max | Units |
| TPLH   | Propagation Delay – Low to High  |            | 1.0 | 2.5  | 3.5 | nS    |
| TPHL   | Propagation Delay – High to Low  |            | 1.0 | 2.5  | 3.5 | nS    |
| TSK(0)   | Output Skew: Skew between outputs of the same package (in phase)   |            | -   | -    | 0.2 | nS    |
| TSK(p)   | Pulse Skew: Skew between opposite transitions of the same output (TPHL – TPLH)   |            | -   | -    | 0.3 | nS    |
| TSK(t)   | Package Skew: Skew between outputs of different packages at the same power supply voltage, temperature and package type. |            | -   | -    | 1.6 | nS    |


### High Frequency Parametrics :

| Symbol   | Parameter                            | Test Conditions  | Min | Typ | Max | Unit |
|----------|--------------------------------------|--|-----|-----|-----|------|
| Fmax     | Maximum frequency<br>$V_{DD} = 3.3V$ | 50% duty cycle tW(50-50)<br>Standard Load Circuit.   | -   | -   | 400 | MHz  |
|          |                                      | 50% duty cycle tW(50-50)<br>The "point to point load circuit"  | -   | -   | 400 |      |
| Fmax(20) | Maximum frequency<br>$V_{DD} = 3.3V$ | 20% duty cycle tW(20-80)<br>The "point to point load circuit"<br>$V_{in} = 3.0V / 0.0V$<br>$V_{out} = 2.3V / 0.4V$ | -   | -   | TBD | MHz  |
| tW       | Minimum pulse<br>$V_{DD} = 3.3V$     | The "point to point load circuit"<br>$V_{in} = 3.0V / 0.0V$ F= 100MHz<br>$V_{out} = 2.0V / 0.8V$                   | TBD | -   | -   | nS   |

# 1:8 Clock Fanout Buffer

## ComL™ SERIES

Common - Mode Input Voltage vs. Differential Voltage



Test Circuit & Voltage Definitions for the Differential Output Signal




Fig. 3

Differential Receiver to Driver Propagation Delay and Driver Transition Time




Fig.5

Test Circuit & Voltage Definitions for the Driver Common-Mode Output Voltage




Fig. 4

### Notes:


- A: All input pulses are supplied by a frequency Generator With the following characteristics:  
 $TR \text{ \& } tF \leq 1nS$   
Pulse re rate = 50 Mpps  
Pulse width =  $10 \pm 0.2nS$

- B:  $RL = 100 \text{ ohm} / 50\text{ohm} \pm 1\%$

- C: CL includes instrumentation and fixture capacitance within 6mm of the DUT

- D: VOC measurement requires equipment with a 3dB Bandwidth of at least 300MHz.



**Package Drawing and Dimensions**

**38 Pin TSSOP Outline Dimensions**
**JEDEC MO-153e Variation: BD**

|                | INCHES      |       |       | MILLIMETERS |      |      |
|----------------|-------------|-------|-------|-------------|------|------|
| SYMBOL         | MIN         | NOM   | MAX   | MIN         | NOM  | MAX  |
| A              | -           | -     | 0.047 | -           | -    | 1.20 |
| A <sub>1</sub> | 0.002       | -     | 0.006 | 0.05        | -    | 0.15 |
| A <sub>2</sub> | 0.031       | 0.039 | 0.041 | 0.80        | 1.00 | 1.05 |
| B              | 0.007       | -     | 0.011 | 0.17        | -    | 0.27 |
| C              | 0.004       | -     | 0.008 | 0.09        | -    | 0.20 |
| D              |             |       |       | 9.60        | 9.70 | 9.80 |
| E              |             |       |       | 4.30        | 4.40 | 4.50 |
| e              | 0.01969 BSC |       |       | 0.50 BSC    |      |      |
| H              | 0.2510 BSC  |       |       | 6.40 BSC    |      |      |
| L              | 0.018       | 0.024 | 0.030 | 0.45        | 0.60 | 0.75 |
| a              | 0°          | -     | 8°    | 0°          | -    | 8°   |



ADVANCED

CY2DP818

## 1:8 Clock Fanout Buffer

ComL™ SERIES

### Ordering Information


| Part Number | Package Type |
|-------------|--------------|
| CY2DP818Z   | 38 Pin TSSOP |

Note: the ordering part number is formed by a combination of device number, package and screening as shown below.

Marking:

Example:

CYPRESS  
CY2DP818  
Date Code, Lot #



### Notice

Cypress Semiconductor Corporation reserves the right to change or modify the information contained in this data sheet, without notice. Cypress Semiconductor Corporation does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress Semiconductor Corporation does not convey any license under its patent rights nor the rights of others. Cypress Semiconductor Corporation does not authorize its products for use as critical components in life-support systems or critical medical instruments, where a malfunction or failure may reasonably be expected to result in significant injury to the user.





ADVANCED

**CY2DP818**

---

---

---

## 1:8 Clock Fanout Buffer

**ComL™ SERIES**

**Document Title:** CY2DP818 1:8 Clock Fanout Buffer

**Document Number:** 38-07061

| Rev. | ECN No. | Issue Date | Orig. of Change | Description of Change       |
|------|---------|------------|-----------------|-----------------------------|
| **   | 107086  | 06/07/01   | IKA             | Convert from IMI to Cypress |