

## Crystal Oscillator Topics

### Introduction

A PLL-based frequency synthesizer uses a reference input to generate output clocks. The reference can be provided by a quartz crystal or an external clock source. The accuracy and stability of the output clocks in a PLL-based frequency synthesizer are directly proportional to those of the reference. Thus, it is important to provide a stable, accurate, and appropriate reference input. This application note describes the recommended reference inputs for Cypress's PLL-based frequency synthesizers, and concludes with an error budget analysis.

Please note that this application note applies only to Cypress Frequency Synthesizers and not to Cypress Clock Buffers.

Please note that this application note does not apply to the ICD6233 (one-time programmable clock oscillator), the CY2305/8/9 Zero Delay Buffers or the CY7B991/2 and CY7B9910/20 (RoboClock and RoboClock Jr.). For applications assistance on CY7B991/2 and CY7B9910/20, see the application note "Everything You Need to Know About CY7B991/2 (RoboClock) But Were Afraid to Ask." For application assistance on the CY2305/8/9, refer to the application notes "CY2305 and CY2309 as PCI and SDRAM Buffers" and "CY2308: Zero Delay Buffer".

### Cypress's PLL-Based Frequency Synthesizers

Figure 1 shows the block diagram of a typical PLL-based frequency synthesizer. Note that the reference input to all PLLs comes from an on-chip crystal oscillator, which is the architecture of all Cypress clock generators.

Figure 2 shows the circuitry of the on-chip crystal oscillator (a.k.a. Pierce oscillator), which is formed by components R, G,  $C_i$  and  $C_o$ , where G is a linear inverter. For this circuit to produce an electrical clock, a quartz crystal needs to be connected between the XTALIN and XTALOUT pins.

The equivalent circuit of a Quartz crystal is shown in Figure 3.  $C_o$  is the shunt or static capacitance of the crystal. R1 is the motional resistance, L1 is the motional inductance, and C1 is the motional capacitance of the crystal. R1, L1 and C1 are determined by the mechanical properties of the crystal (they are in the motional arm of the crystal and their circuit effects only exist when the crystal is oscillating). The effective reactance curve of the crystal is shown in Figure 4.




Figure 2. On-Chip Crystal Oscillator Circuitry




Figure 3. Equivalent Circuit of a Quartz Crystal




Figure 4. Crystal Reactance v/s Frequency




Figure 1. Typical PLL-based Frequency Synthesizer

When connected as a feedback element in an oscillator circuit that has a no phase shift ( $0^\circ$ ), the crystal oscillates at the series resonating frequency ( $f_s$ ) given by

$$f_s = \frac{1}{2\pi\sqrt{L_1 C_1}} \quad \text{Eq. 1}$$

A Pierce oscillator has a  $180^\circ$  phase shift on the amplifier and needs another  $180^\circ$  phase shift from the feedback element. The feedback element in this case is a crystal along with a capacitive load, and the frequency of oscillation of the crystal (and oscillator circuit) is in the “area of parallel resonance”. The actual value of the crystal oscillator parallel resonating frequency is dependent on the capacitive loading seen by the crystal and is given by

$$f_p = f_s \left\{ \frac{C_1}{2(C_0 + C_L)} + 1 \right\} \quad \text{Eq. 2}$$

where  $C_L$  = Capacitive loading seen by the crystal.

For example, a 14.318 MHz parallel resonant crystal tuned to a  $C_{load} = 18$  pF will oscillate at 14.318 MHz (not including tolerance) when it is placed in a Pierce oscillator (parallel oscillator) circuit which offers a capacitive loading  $C_L = 18$  pF. If the capacitive loading seen by the crystal in the Pierce oscillator circuit were different from the rated  $C_{load}$ , the change in frequency from the rated frequency is given in Equation 3.

$$\frac{f_{p(rated)} - f_{p(actual)}}{f_{p(rated)}} = \frac{C_1}{2} \left\{ \frac{1}{C_0 + C_{load}} - \frac{1}{(C_0 + C_L)} \right\} \quad \text{Eq. 3}$$

$f_{p(rated)}$  = frequency rating of crystal

$f_{p(actual)}$  = actual frequency of oscillation in oscillator circuit

$C_{load}$  = Capacitive loading rating of crystal

$C_L$  = Capacitive loading seen by crystal in oscillator circuit.

If a series resonant crystal (which is simply a crystal whose rated frequency is  $f_s$ ) is used in a Pierce oscillator circuit, the frequency of oscillation will be higher than the rated frequency by about 0.02% or 200 ppm. The actual value of frequency can be calculated from Equation 2.

## Crystals Recommended for Cypress Clock Generators

Figure 5 shows the required connection of a crystal to an on-chip oscillator of a PLL-based frequency synthesizer. For best results, a fundamental mode, parallel resonant crystal should be used. The load capacitance of this crystal ( $C_{load}$ ) must match the load capacitance of the oscillator circuitry ( $C_L$ ), as seen by the crystal. As shown in Figure 5, under normal AC conditions,  $C_o$  will be in series with  $C_{i2}$ . Thus,

$$C_L = \frac{C_o \cdot C_{i2}}{C_o + C_{i2}} \quad \text{Eq. 4}$$


$C_L = 17$  pF. However, if parasitics are accounted for,

$$C_L = \frac{C_{oeq} \cdot C_{i2eq}}{C_{oeq} + C_{i2eq}} \quad \text{Eq. 5}$$

where  $C_{oeq} = C_o + 2pF$ ,  $C_{i2eq} = C_{i2} + 2pF$

which results in  $C_L = 18$  pF.

Hence, fundamental mode, parallel-resonant crystals with  $C_{load} = 17$  to 18 pF should be used for best results with Cypress clock generators. If the  $C_{load}$  of the crystal does not equal 17 or 18 pF, the output frequency will be somewhat different from the target. Also, since capacitors  $C_{i2}$  and  $C_o$  are



**Figure 5. Using a Crystal as Reference**

on-chip, no additional external components are required for operation, provided a crystal with matched  $C_{load}$  is used.

#### A Patch for Crystals with an Unmatched $C_{load}$

As shown in *Figure 5*, Cypress recommends the addition of an external capacitor,  $C_{ext}$ , on or close to the XTALOUT pin to compensate for a  $C_{load} > 18$  pF.  $C_o$  and  $C_{ext}$  are in parallel, which, under AC conditions, are in series with  $C_{i2}$ . Solving the following equation for  $C_{ext}$ , which accounts for parasitics,

$$C_L = \frac{C_{i2eq} \cdot (C_{oeq} + C_{ext})}{C_{i2eq} + (C_{oeq} + C_{ext})} \quad \text{Eq. 6}$$

gives the value of the external capacitor required. For a crystal with  $C_{load}=20$  pF,  $C_{ext} = 9$  pF would be required.

Note that for  $C_{load} < 17$  pF, solving *Equation 7* (does not account for parasitics) for  $C_{ext}$  results in a negative capacitance value.

$$C_L = \frac{C_{i2} \cdot (C_o + C_{ext})}{C_{i2} + (C_o + C_{ext})} \quad \text{Eq. 7}$$

Thus, there is no patch available, and the user needs to instead use a crystal with  $C_{load} = 17$  to 18 pF. Using a capacitor in series with the XTALIN or XTALOUT pin will reduce the  $C_{load}$  seen by the crystal, but will cause start-up problems. This is because the crystal needs to have a DC voltage across it to start oscillations. And if a capacitor is used in series with the XTALIN and XTALOUT pins, this capacitor will block any DC voltage normally applied to the crystal on start-up.

#### Using a Series Resonant Crystal

In general, using a series resonant crystal with a parallel resonant circuit will introduce an error on the output frequencies

of the device. For Cypress's on-chip oscillator, using a series resonant crystal will typically add a 500 ppm (.05%) error on the output frequencies. For some applications, such as time keeping, choosing the right crystal type is crucial. For example, a 50 ppm error in the reference frequency produces a real time clocking error of 2 minutes per month. Thus, the user must ensure that proper crystals are used with Cypress clock generators.

#### Special Case: 32.768 kHz Crystal


The CY2291 and CY2295 offer internal parallel resonant oscillation circuitry that can produce a 32.768-kHz signal, which is commonly used as a real time clock. Since the internal circuitry does not have a biasing resistor on-chip, a 10-M $\Omega$  resistor must be placed in parallel to the 32.768-kHz crystal, as shown in *Figure 6*. Performing the calculations based on *Equation 4* and *Equation 5* results in a crystal requirement of  $C_{load} = 12$  to 13 pF. If the crystal has  $C_{load} > 13$  pF, then a  $C_{ext}$ , as calculated from *Equation 6*, is needed. If the  $C_{load}$  of the crystal is less than 12 or 13 pF, a capacitor cannot be placed in series with the 32XIN or 32XOUT pin, as explained before.

#### Using an External Signal Source


Frequently, a frequency synthesizer is driven by an external signal source rather than a crystal. In this case, the external clock should be driven in on the XTALIN pin, and the XTALOUT pin must be left floating. Cypress also recommends using a small coupling capacitor in series with the signal, as shown in *Figure 7*. Such a capacitor provides the benefits of reduced loading of the signal source and restoration of duty cycle, as explained below.

#### Reduced Loading

As shown in *Figure 7*, the two internal capacitors are each 34 pF. Without the coupling capacitor  $C_{i1}$ , the frequency source is effectively driving  $C_{eff}=34$  pF (not accounting for parasitics),



**Figure 6. Using a 32.768 kHz Crystal**



### Figure 7. Using an External Driver as Reference

where  $C_{\text{eff}}$  is the effective load capacitance seen by the driver.  $C_{\text{eff}}$  is reduced by the addition of  $C_{j1}$  in series with  $C_{j2}$ . Now,

$$C_{eff} = \frac{C_{i1} \cdot C_{i2}}{C_{i1} + C_{i2}} \quad \text{Eq. 8}$$

For example,  $C_{i1}=22$  pF and  $C_{i2}=34$  pF results in  $C_{eff}=13.4$  pF. In this case,  $C_{eff}$  is reduced by 62%, which results in reduced loading of the frequency source, reduced power supply noise, and thus improved signal transition times.

While the load is reduced, so is the amplitude of the signal at XTALIN according to the following equation:

$$V_{i2} = V_{i1} \frac{C_{i1}}{C_{i1} + C_{i2}} \quad \text{Eq. 9}$$

Using the same numbers, as in the example above, and setting the input voltage  $V_{i1}=5V_{pp}$  results in  $V_{i2}=2V_{pp}$ . However, the reduction in amplitude is not a problem since the linear inverter, G1, helps bias and re-amplify the signal. Specifically, the DC level of  $V_{in}$  equals the DC level of  $V_{out}$ , and thus the DC level is biased to  $V_{DD}/2$  (CMOS threshold level). Furthermore, the amplifier circuit, consisting of G1 and feedback resistor  $R_b$ , results in an AC gain of the signal.

### Restoration of Duty Cycle

Typically a waveform at XTALOUT, with a duty cycle of 35–65%, can have the duty cycle restored close to 50%. This restoration can be seen on the output of G2, in *Figure 7*, which is typically the XBUF pin on most devices.

Both the matched characteristics of G1 and G2, and the R-C components work to restore the duty cycle, the mechanism being an AC gain and their effect on DC biasing, as previously mentioned. However, duty cycle regulation is reduced by G1 saturating near  $V_{DD}$  or ground. To keep G1 in the linear region,  $C_{i1}$  should not be too large. A smaller  $C_{i1}$  reduces signal amplitude, thus improving linearity.

### Coupling Capacitor Value

For  $V_{i1}=5V_{pp}$  applied to a Cypress device, a capacitor value of  $C_{i1}=22$  to  $24$  pF, placed as close to the XTALIN pin as possible, is recommended. Using  $C_{i1}=22$  to  $24$  pF provides  $2V_{pp}$  around an average DC level of  $V_{DD}/2$  at XTALIN, as well as reduced loading and restored duty cycle.

Cypress clock generators require  $V_{i2}=2V_{pp}$ . Thus for 5V input signal ( $V_{i1}=5V_{pp}$ ),  $V_{i2}=2V_{pp}$ , and  $C_{i2}=34$  pF, solving Equation 8 results in  $C_{i1} \approx 22$  pF. Accounting for parasitics by substituting  $C_{i2eq}=36$  pF for  $C_{i2}=34$  pF, the result is  $C_{i1}=24$  pF.

For a 3.3V input signal ( $V_{i1}=3.3V_{pp}$ ,  $V_{i2}=2V_{pp}$ , and  $C_{i2}=34$  pF, solving Equation 8 results in  $C_{i1} \approx 52$  pF. Accounting for parasitics results in  $C_{i1} \approx 55$  pF.

## General Error Budget Analysis

As in any good design, an error budget should be calculated. Several sources of error must be taken into account.

- Reference source frequency tolerance (ppm); specified by manufacturer of reference
- Reference source temperature stability (ppm); specified by manufacturer of reference
- Crystal Oscillator process variation (ppm); specified by clock chip manufacturer
- Crystal Oscillator supply voltage and temperature stability (ppm); specified by clock chip manufacturer

The following example uses typical error values for crystals and Cypress clock devices.

**Example: Addition of Relevant Sources of Error**

Source of Error	Error in ppm
<b>Reference Source, Crystal</b>	
Frequency tolerance	±50 ppm
Temperature stability	±30 ppm
<b>Crystal Oscillator in Cypress Clock Generator</b>	
Process Variation	±20 ppm
Voltage and Temperature stability	±05 ppm
<b>Total</b>	<b>±105 ppm</b>

**Summary**

In summary, Cypress recommends the following for our clock generators. For designs that use a crystal for the input reference, the crystal should be parallel resonant, and have  $C_{load}$

= 17 to 18 pF. If  $C_{load} > 18$  pF, then use an external capacitor, as shown in *Figure 5*, with  $C_{ext}$  calculated from *Equation 6*. If  $C_{load} < 17$  pF, then instead use a crystal with  $C_{load} = 17$  to 18 pF.

For designs using the 32.768-kHz circuitry, a parallel resonant crystal with  $C_{load} = 12$  to 13 pF must be used. A 10-M $\Omega$  biasing resistor must be placed in parallel with the crystal.

5V designs using an external clock source must AC couple the clock input with a 22- to 24-pF capacitor in series with the clock source. 3.3V designs should use a 52- to 55-pF coupling capacitor instead.

For layout recommendations on Cypress clock devices, please read the application notes: "Jitter in PLL-Based Systems: Causes, Effects, and Solutions," and "Layout and Termination Techniques for Cypress Clock Generators" and, if available, the application note corresponding to the specific device.