







Pentium®/II Clock Synthesizer/Driver for Mobile PCs with Intel 82430TX and No SDRAM

Pin Configurations



Pin Summary

Name	Pins	Description
V _{DDQ3}	6, 14, 19, 22, 36	3.3V Digital voltage supply
V _{DDQ2}	48	IOAPIC Digital voltage supply, 2.5V
V _{DDCPU}	42	CPU Digital voltage supply, 2.5V or 3.3V
A _V DD	26	Analog voltage supply, 3.3V
V _{SS}	3, 9, 16, 25, 31, 33, 39, 45	Ground
XTALIN ^[3]	4	Reference crystal input
XTALOUT ^[3]	5	Reference crystal feedback
SEL2	30	CPU clock frequency select input, bit 2
SEL1	32	CPU clock frequency select input, bit 1
SEL0	34	CPU clock frequency select input, bit 0
PCI_RUN	27	Control input, stops all PCI clocks except PCICLK_F when driven LOW
USB_RUN	28	Control input, stops all USB/IR clocks when driven LOW
CPU_RUN	29	Control input, stops all CPU clocks except XCPUCLK_F when driven LOW
PWR_DWN	46	Power down input, shuts down device when driven LOW
XCPUCLK[0:2]	44, 43, 41	2.5V or 3.3V CPU clock outputs
XCPUCLK3_F	40	2.5V or 3.3V CPU clock output, free-running on CY2278A-1L only. This output is not free-running on the -2L, -3L, -4L configurations.
CPUCLK[0:2]	38, 37, 35	3.3V CPU clock output
PCICLK[2:9]	10, 11, 12, 13, 15, 17, 18, 20	PCI clock outputs
PCICLK_F[0:1]	7, 8	PCI clock outputs, free-running on CY2278A-1L, -3L, -4L only. This output is not free-running on the -2L configuration
CLK8MHZ	21	8-MHz Keyboard clock output
IOAPIC	47	IOAPIC clock output
REF[0:1]	2, 1	Reference clock outputs, 14.318 MHz. REF0 has high drive
USBCLK/IRCLK	23, 24	USB or IR clock outputs, 48 MHz

Note:

3. For best accuracy, use a parallel-resonant crystal, C_{LOAD} = 18 pF.

Function Table

SEL2	SEL1	SEL0	XTALIN	CPUCLK	PCICLK	REF IOAPIC	USBCLK IRCLK	CLK8MHZ
0	0	0	14.318 MHz	75.0 MHz	37.5 MHz	14.318 MHz	48.0 MHz	8.0 MHz
0	0	1	14.318 MHz	20.0 MHz	10.0 MHz	14.318 MHz	48.0 MHz	8.0 MHz
0	1	0	14.318 MHz	25 MHz	12.5 MHz	14.318 MHz	48.0 MHz	8.0 MHz
0	1	1	14.318 MHz	33.33 MHz	16.67 MHz	14.318 MHz	48.0 MHz	8.0 MHz
1	0	0	14.318 MHz	50.0 MHz	25.0 MHz	14.318 MHz	48.0 MHz	8.0 MHz
1	0	1	14.318 MHz	60.0 MHz	30.0 MHz	14.318 MHz	48.0 MHz	8.0 MHz
1	1	0	14.318 MHz	66.67 MHz	33.33 MHz	14.318 MHz	48.0 MHz	8.0 MHz
1	1	1	14.318 MHz	40.0 MHz	20.0 MHz	14.318 MHz	48.0 MHz	8.0 MHz

Actual Clock Frequency Values

Clock Output	Target Frequency (MHz)	Actual Frequency (MHz)	PPM
CPUCLK(0,0,0)	75.0 MHz	75.0	0
CPUCLK(0,0,1)	20.0 MHz	19.979	-1057
CPUCLK(0,1,0)	25 MHz	24.974	-1057
CPUCLK(0,1,1)	33.33 MHz	33.298	-1107
CPUCLK(1,0,0)	50.0 MHz	49.947	-1057
CPUCLK(1,0,1)	60.0 MHz	60.0	0
CPUCLK(1,1,0)	66.67 MHz	66.654	-171
CPUCLK(1,1,1)	40.0 MHz	39.992	-196
USBCLK ^[4]	48.0	48.008	167
CLK8MHz	8.0	8.001	167

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Supply Voltage -0.5 to +7.0V

Input Voltage -0.5V to $V_{DD}+0.5$

Storage Temperature (Non-Condensing) ... -65°C to +150°C

Max. Soldering Temperature (10 sec) +260°C

Junction Temperature +150°C

Package Power Dissipation 1W

Static Discharge Voltage >2000V
(per MIL-STD-883, Method 3015, like V_{DD} pins tied together)

Operating Conditions^[5]

Parameter	Description	Min.	Max.	Unit
AV_{DD} , V_{DDQ3}	Analog and Digital Supply Voltage	3.135	3.465	V
V_{DDCPU} , V_{DDQ2}	CPU and IOAPIC Supply Voltage	2.375	2.625	V
T_A	Operating Temperature, Ambient	0	70	°C
C_L	Max. Capacitive Load on XCPUCLK, CPUCLK, USBCLK/IRCLK, CLK8MHZ, REF1, IOAPIC PCICLK REF0		20 20 30 45	pF
$f_{(REF)}$	Reference Frequency, Oscillator Nominal Value	14.318	14.318	MHz

Notes:

4. Meets Intel USB clock requirements.
5. Electrical parameters are guaranteed with these operating conditions.

Electrical Characteristics

Parameter	Description	Test Conditions		Min.	Max.	Unit
V_{IH}	High-level Input Voltage	Except Crystal Inputs ^[6]		2.0		V
V_{IL}	Low-level Input Voltage	Except Crystal Inputs ^[6]			0.8	V
V_{OH}	High-level Output Voltage	V_{DDCPU} , $V_{DDQ2} = 2.375V$	$I_{OH} = 9\text{ mA}$	2.0		V
			$I_{OH} = 13\text{ mA}$			
V_{OL}	Low-level Output Voltage	V_{DDCPU} , $V_{DDQ2} = 2.375V$	$I_{OL} = 13\text{ mA}$		0.4	V
			$I_{OL} = 18\text{ mA}$			

Electrical Characteristics

Parameter	Description	Test Conditions		Min.	Max.	Unit
V_{OH}	High-level Output Voltage	V_{DDQ3} , AV_{DD} , $V_{DDCPU} = 3.135V$	$I_{OH} = 23\text{ mA}$ XCPUCLK	2.4		V
			$I_{OH} = 23\text{ mA}$ CPUCLK			
			$I_{OH} = 23\text{ mA}$ PCICLK			
			$I_{OH} = 23\text{ mA}$ USBCLK			
			$I_{OH} = 23\text{ mA}$ CLK8MHZ			
			$I_{OH} = 23\text{ mA}$ REF0			
			$I_{OH} = 23\text{ mA}$ REF1			
V_{OL}	Low-level Output Voltage	V_{DDQ3} , AV_{DD} , $V_{DDCPU} = 3.135V$	$I_{OL} = 17\text{ mA}$ XCPUCLK		0.4	V
			$I_{OL} = 17\text{ mA}$ CPUCLK			
			$I_{OL} = 17\text{ mA}$ PCICLK			
			$I_{OL} = 17\text{ mA}$ USBCLK			
			$I_{OL} = 17\text{ mA}$ CLK8MHZ			
			$I_{OL} = 17\text{ mA}$ REF0			
			$I_{OL} = 17\text{ mA}$ REF1			
I_{IH}	Input High Current	$V_{IH} = V_{DD}$		-10	+10	μA
I_{IL}	Input Low Current	$V_{IL} = 0V$			10	μA
I_{DD}	Power Supply Current ^[7]	$V_{DDQ3} = 3.465V$, $V_{IN} = 0$ or V_{DD} , Loaded Outputs, CPU clocks = 66.67 MHz			200	mA
I_{DD}	Power Supply Current ^[7]	$V_{DDQ3} = 3.465V$, $V_{IN} = 0$ or V_{DD} , Unloaded Outputs			100	mA
I_{DDS}	Power-down Current	Current draw in power-down state			150	μA

Notes:

6. Crystal inputs have CMOS thresholds.
7. Power supply current will vary with number of outputs which are running. Therefore, power supply current can be calculated with the following formula: to be determined.

Switching Characteristics^[8]

Parameter	Output	Description	Test Conditions	Min.	Typ.	Max.	Unit
t_1	All	Output Duty Cycle ^[9]	$t_1 = t_{1A} + t_{1B}$	45	50	55	%
t_2	XCPUCLK	XCPU Clock Rising and Falling Edge Rate	Between 0.4V and 2.0V for 2.5V clocks	0.6		4.0	V/ns
t_2	CPUCLK, IOAPIC	CPU and IOAPIC Clock Rising and Falling Edge Rate	Between 0.4V and 2.0V for 2.5V clocks Between 0.4V and 2.4V for 3.3V clocks	0.8		4.0	V/ns
t_2	PCICLK	PCI Clock Rising and Falling Edge Rate	Between 0.4V and 2.4V	0.75		4.0	V/ns
t_2	USBCLK, CLK8MHZ	USB, CLK8MHZ Clock Rising and Falling Edge Rate	Between 0.4V and 2.4V	0.8		4.0	V/ns
t_2	REF0	REF0 Clock Rising and Falling Edge Rate	Between 0.4V and 2.4V	0.6		4.0	V/ns
t_2	REF1	REF1 Rising and Falling Edge Rate	Between 0.4V and 2.4V	0.5		2.0	V/ns
t_3	XCPUCLK	XCPU Clock Rise Time	Between 0.4V and 2.0V	0.4		2.67	ns
t_3	CPUCLK, IOAPIC	CPU and IOAPIC Clock Rise Time	Between 0.4V and 2.4V for 3.3V clocks Between 0.4V and 2.0V for 2.5V clocks	0.5 0.4		2.5 2.0	ns
t_3	PCICLK	PCI Clock Rise Time	Between 0.4V and 2.4V	0.5		2.67	ns
t_3	USBCLK, CLK8MHZ	USB Clock and CLK8MHZ Rise Time	Between 0.4V and 2.4V			2.5	ns
t_4	XCPUCLK	XCPU Clock Fall Time	Between 2.0V and 0.4V	0.4		2.67	ns
t_4	CPUCLK, IOAPIC	CPU and IOAPIC Clock Fall Time	Between 2.4V and 0.4V for 3.3V clocks Between 2.0V and 0.4V for 2.5V clocks	0.5 0.4		2.5 2.0	ns
t_4	PCICLK	PCI Clock Fall Time	Between 2.4V and 0.4V	0.5		2.67	ns
t_4	USBCLK, CLK8MHZ	USB Clock and I/O Clock Fall Time	Between 2.4V and 0.4V			2.5	ns
t_5	XCPUCLK, CPUCLK	XCPU-XCPU Clock Skew CPU-CPU Clock Skew	Measured at 1.25V for 2.5V clocks Measured at 1.5V for 3.3V clocks		100	300 250	ps
t_5	PCICLK	PCI-PCI Clock Skew	Measured at 1.25V for 2.5V clocks, and at 1.5V for 3.3V clocks			500	ps
t_6	XCPUCLK, PCICLK	XCPU-PCI Clock Skew	Measured at 1.25V for 2.5V clocks, and at 1.5V for 3.3V clocks (-1L, -2L, -4L configurations)			500	ps
t_6	XCPUCLK, PCICLK	XCPU-PCI Clock Skew	Measured at 1.25V for 2.5V clocks, and at 1.5V for 3.3V clocks (-3L configuration)	1	3	5	ns
t_7	XCPUCLK, CPUCLK	CPU-XCPU Clock Skew	Measured at 1.25V for 2.5V clocks, and at 1.5V for 3.3V clocks			750	ps
t_8	XCPUCLK, CPUCLK	Cycle-Cycle Clock Jitter ^[10]	Measured at 1.25V for 2.5V clocks, and at 1.5V for 3.3V clocks			400	ps
t_8	USBCLK, PCICLK	Cycle-Cycle Clock Jitter	Measured at 1.5V			500	ps
t_8	CLK8MHZ	Cycle-Cycle Clock Jitter	Measured at 1.5V			650	ps
t_9	XCPUCLK, PCICLK, CPUCLK	Power-up Time	CPU, PCI clock stabilization from power-up			3	ms

Notes:


8. All parameters specified with loaded outputs;SEL[2:0]=110.

9. Duty cycle is measured at 1.5V when $V_{DD} = 3.3V$. When $V_{DDCPU} = 2.5V$, CPUCLK duty cycle is measured at 1.25V.


10. Room Temperature.

Switching Waveforms


Duty Cycle Timing




All Outputs Rise/Fall Time



XCPU-CPU Clock Skew




XCPU-PCI Clock Skew




Switching Waveforms (continued)


CPU_RUN Timing^[11, 12]




PCI_RUN Timing^[13, 14]



USB_RUN Timing^[15]



PWR_DWN Timing



Shaded section on the VCO and Crystal waveforms indicates that the VCO and crystal oscillator are active, and there is a valid clock.


Notes:

11. CPUCLK on and CPUCLK off latency is 2 or 3 external CPUCLK cycles.
12. CPU_RUN may be applied asynchronously. It is synchronized internally.
13. PCICLK on and PCICLK off latency is 1 rising edge of the external PCICLK.
14. PCI_RUN may be applied asynchronously. It is synchronized internally.
15. USBCLK on and USBCLK off latency is 2 USBCLK cycles.

Application Information

Clock traces must be terminated with either series or parallel termination, as they are normally done.

Application Circuit



Cd = DECOUPLING CAPACITORS

Ct = OPTIONAL EMI-REDUCING CAPACITORS


Cx = OPTIONAL LOAD MATCHING CAPACITOR

Rs = SERIES TERMINATING RESISTORS

Summary

- A parallel-resonant crystal should be used as the reference to the clock generator. The operating frequency and C_{LOAD} of this crystal should be as specified in the data sheet. Optional trimming capacitors may be needed if a crystal with a different C_{LOAD} is used. Footprints must be laid out for flexibility.
- Surface mount, low-ESR, ceramic capacitors should be used for filtering. Typically, these capacitors have a value of 0.1 μ F. In some cases, smaller value capacitors may be required.
- The value of the series terminating resistor satisfies the following equation, where R_{trace} is the loaded characteristic impedance of the trace, R_{out} is the output impedance of the clock generator (specified in the data sheet), and R_{series} is the series terminating resistor.

$$R_{series} \geq R_{trace} - R_{out}$$
- Footprints must be laid out for optional EMI-reducing capacitors, which should be placed as close to the terminating resistor as is physically possible. Typical values of these capacitors range from 4.7 pF to 22 pF.
- A Ferrite Bead may be used to isolate the Board V_{DD} from the clock generator V_{DD} island. Ensure that the Ferrite Bead offers greater than 50 Ω impedance at the clock frequency, under loaded DC conditions. Please refer to the application note "Layout and Termination Techniques for Cypress Clock Generators" for more details.
- If a Ferrite Bead is used, a 10 μ F– 22 μ F tantalum bypass capacitor should be placed close to the Ferrite Bead. This capacitor prevents power supply droop during current surges.

Test Circuit


Note: All capacitors should be placed as close to each pin as possible.


Ordering Information

Ordering Code	Package Name	Package Type	Operating Range
CY2278APAC-1L	Z48	48-Pin TSSOP	Commercial
CY2278APAC-2L	Z48	48-Pin TSSOP	Commercial
CY2278APAC-3L	Z48	48-Pin TSSOP	Commercial
CY2278APAC-4L	Z48	48-Pin TSSOP	Commercial



Document #: 38-00619-D

Package Diagram

48-Lead Thin Shrunk Small Outline Package Z48



DIMENSIONS IN MM MIN.
MAX.



51-85059-A