CYNSE70128/LNI7040
Network Search Engine

Cypress Semiconductor Corporation • 3901 North First Street • San Jose • CA 95134 • 408-943-2600
Rev. 2.0 July 6, 2001

CONTENTS

1.0 OVERVIEW 1
2.0 FEATURES 1
3.0 BLOCK DIAGRAM 2
4.0 FUNCTIONAL DESCRIPTION 2
4.1 Command Bus and DQ Bus 2
4.2 Database Entry (Data Array and Mask Array) 2
4.3 Arbitration Logic 3
4.4 Pipeline and SRAM Control 3
4.5 Full Logic 3
5.0 SIGNAL DESCRIPTIONS 3
6.0 CLOCKS 5
7.0 PLL USAGE 6
8.0 REGISTERS 6
8.1 Comparand Registers 7
8.2 Mask Registers 7
8.3 Search Successful Registers (SSR[0:7]) 8
8.4 Command Register 9
8.5 Information Register 10
8.6 READ Burst Address Register 10
8.7 WRITE Burst Address Register Description 11
8.8 NFA Register 11
9.0 NSE ARCHITECTURE AND OPERATION OVERVIEW 12
10.0 DATA AND MASK ADDRESSING 13
11.0 COMMANDS 13
11.1 Command Codes 13
11.2 Commands and Command Parameters 14
11.3 READ Command 15
11.4 WRITE Command 17
11.5 Parallel WRITE 19
11.6 SEARCH Command 19
11.7 72-bit SEARCH on Tables Configured as x72 Using a Single LNI7040 Device 20
11.8 72-bit SEARCH on Tables Configured as x72 Using up to Eight LNI7040 Devices 22
11.9 72-bit SEARCH on Tables Configured as x72 Using up to 31 LNI7040 Devices 28
11.10 144-bit SEARCH on Tables Configured as x144 Using a Single LNI7040 Device 43
11.11 144-bit SEARCH on Tables Configured as x144 Using up to Eight LNI7040 Devices 46
12.0 144-BIT SEARCH ON TABLES CONFIGURED AS X144 USING UP TO 31 LNI7040 DEVICES 52
12.1 288-bit SEARCH on Tables Configured as x288 Using a Single LNI7040 Device 67
12.2 288-bit SEARCH on Tables Configured as x288 Using up to Eight LNI7040 Devices 69
12.3 288-bit SEARCH on Tables Configured as x288 Using up to 31 LNI7040 Devices 75
12.4 Mixed-Size Searches on Tables Configured with Different Widths Using an LNI7040 with CFG_L LOW 90

12.5 Mixed-Size Searches on Tables Configured to Different Widths Using an LNI7040 with CFG_L HIGH 92
12.6 LRAM and LDEV Description 92
12.7 LEARN Command 92
13.0 DEPTH-CASCADING 96
13.1 Depth-Cascading up to Eight Devices (One Block) 96
13.2 Depth-Cascading up to 31 Devices (Four Blocks) 97
13.3 Depth-Cascading for a FULL Signal 98
14.0 SRAM ADDRESSING 99
14.1 Generating an SRAM BUS Address 100
14.2 SRAM PIO Access 100
14.3 SRAM READ with a Table of One Device 100
14.4 SRAM READ with a Table of up to Eight Devices 101
14.5 SRAM READ with a Table of up to 31 Devices 104
14.6 SRAM WRITE with a Table of One Device 107
14.7 SRAM WRITE with a Table of up to Eight Devices 108
14.8 SRAM WRITE with Table(s) of up to 31 Devices 111
15.0 APPLICATION 114
16.0 JTAG (1149.1) TESTING 115
17.0 ELECTRICAL SPECIFICATIONS 116
18.0 AC TIMING WAVE FORMS 117
19.0 PINOUT DESCRIPTIONS AND PACKAGE DIAGRAMS 121
20.0 ORDERING INFORMATION 130

LIST OF FIGURES

Figure 6-1. LNI7040 Clocks (CLK2X and PHS_L) 5
Figure 6-2. LNI7040 Clocks (CLK1X) 6
Figure 6-3. LNI7040 Clocks for All Timing Diagrams 6
Figure 8-1. Comparand-Register Selection during SEARCH and LEARN Instructions 7
Figure 8-2. Addressing the Global Mask Register Array 8
Figure 9-1. LNI7040 Database Width Configuration 12
Figure 9-2. Multiwidth Database Configurations Example 13
Figure 10-1. Addressing the LNI7040 Data and Mask Arrays 13
Figure 11-1. Single-Location READ Cycle Timing 15
Figure 11-2. Burst READ of the Data and Mask Arrays (BLEN = 4) 16
Figure 11-3. Single WRITE Cycle Timing 17
Figure 11-4. Burst WRITE of the Data and Mask Arrays (BLEN = 4) 18
Figure 11-5. Timing Diagram for 72-bit SEARCH in x72 Table (One Device) 20
Figure 11-6. Hardware Diagram for a Table with One Device 20
Figure 11-7. x72 Table with One Device 21
Figure 11-8. Hardware Diagram for a Table with Eight Devices 23
Figure 11-9. Timing Diagram for 72-bit SEARCH Device Number 0 24
Figure 11-10. Timing Diagram for 72-bit SEARCH Device Number 1 25
Figure 11-11. Timing Diagram for 72-bit SEARCH Device Number 7 (Last Device) 26
Figure 11-12. x72 Table with Eight Devices 27
Figure 11-13. Hardware Diagram for a Table with 31 Devices 29
Figure 11-14. Hardware Diagram for a Block of up to Eight Devices 30
Figure 11-15. Timing Diagram for Each Device in Block Number 0 (Miss on Each Device) 31
Figure 11-16. Timing Diagram for Each Device Above the Winning Device in Block Number 1 32
Figure 11-17. Timing Diagram for Globally Winning Device in Block Number 1 33
Figure 11-18. Timing Diagram for Devices Below the Winning Device in Block Number 1 34
Figure 11-19. Timing Diagram for Devices Above the Winning Device in Block Number 2 35
Figure 11-20. Timing Diagram for Globally Winning Device in Block Number 2 36
Figure 11-21. Timing Diagram for Devices Below the Winning Device in Block Number 2 37
Figure 11-22. Timing Diagram for Devices Above the Winning Device in Block Number 3 38
Figure 11-23. Timing Diagram for Globally Winning Device in Block Number 3 39
Figure 11-24. Timing Diagram for Devices Below the Winning Device in Block Number 3 (Except the Last Device [Device 30]) 40
Figure 11-25. Timing Diagram for Device Number 6 IN Block Number 3 (Device 30 in Depth-Cascaded Table) 41
Figure 11-26. x72 Table with 31 Devices 42
Figure 11-27. Timing Diagram for 144-bit SEARCH (One Device) 44
Figure 11-28. Hardware Diagram for a Table With One Device 44
Figure 11-29. x144 Table with One Device 45
Figure 11-30. Hardware Diagram for a Table with Eight Devices 47
Figure 11-31. Timing Diagram for 144-bit SEARCH Device Number 0 48
Figure 11-32. Timing Diagram for 144-bit SEARCH Device Number 1 49
Figure 11-33. Timing Diagram for 144-bit SEARCH Device Number 7 (Last Device) 50
Figure 11-34. x144 Table with Eight Devices 51
Figure 12-1. Hardware Diagram for a Table with 31 Devices 53
Figure 12-2. Hardware Diagram for a Block of up to Eight Devices 54
Figure 12-3. Timing Diagram for Each Device in Block Number 0 (Miss on Each Device) 55
Figure 12-4. Timing Diagram for Each Device Above the Winning Device in Block Number 1 .. 56

Figure 12-5. Timing Diagram for Globally Winning Device in Block Number 1 57
Figure 12-6. Timing Diagram for Devices Below the Winning Device in Block Number 1 58
Figure 12-7. Timing Diagram for Devices Above the Winning Device in Block Number 2 59
Figure 12-8. Timing Diagram for Globally Winning Device in Block Number 2 60
Figure 12-9. Timing Diagram for Devices Below the Winning Device in Block Number 2 61
Figure 12-10. Timing Diagram for Devices Above the Winning Device in Block Number 3 62
Figure 12-11. Timing Diagram for Globally Winning Device in Block Number 3 63
Figure 12-12. Timing Diagram for Devices Below the Winning Device in Block Number 3 except Device 30 (the Last Device) 64
Figure 12-13. Timing Diagram for Device Number 6 in Block Number 3 (Device 30 in Depth-Cascaded Table) 65
Figure 12-14. x144 Table with 31 Devices 66
Figure 12-15. Timing Diagram for 288-bit SEARCH (One Device) 67
Figure 12-16. Hardware Diagram for a Table with One Device 68
Figure 12-17. x288 Table with One Device 68
Figure 12-18. Hardware Diagram for a Table with Eight Devices 70
Figure 12-19. Timing Diagram for 288-bit SEARCH Device Number 0 71
Figure 12-20. Timing Diagram for 288-bit SEARCH Device Number 1 72
Figure 12-21. Timing Diagram for 288-bit SEARCH Device Number 7 (Last Device) 73
Figure 12-22. x288 Table with Eight Devices 74
Figure 12-23. Hardware Diagram for a Table with 31 Devices 76
Figure 12-24. Hardware Diagram for a Block of up to Eight Devices 77
Figure 12-25. Timing Diagram for Each Device in Block Number 0 (Miss on Each Device) 78
Figure 12-26. Timing Diagram for Each Device Above the Winning Device in Block Number 1 79
Figure 12-27. Timing Diagram for Globally Winning Device in Block Number 1 80
Figure 12-28. Timing Diagram for Devices Below the Winning Device in Block Number 1 81
Figure 12-29. Timing Diagram for Devices Above the Winning Device in Block Number 2 82
Figure 12-30. Timing Diagram for Globally Winning Device in Block Number 2 83
Figure 12-31. Timing Diagram for Devices Below the Winning Device in Block Number 2 84
Figure 12-32. Timing Diagram for Devices Above the Winning Device in Block Number 3 85
Figure 12-33. Timing Diagram for Globally Winning Device in Block Number 3 86
Figure 12-34. Timing Diagram for Devices Below the Winning Device in Block Number 3 except Device 30 (the Last Device) 87
Figure 12-35. Timing Diagram of the Last Device in Block Number 3 (Device 30 in the Table) . 88
Figure 12-36. x288 Table with 31 Devices 89
Figure 12-37. Timing Diagram for Mixed SEARCH (One Device) 91
Figure 12-38. Multiwidth Configurations Example 91
Figure 12-39. Timing Diagram of LEARN (TLSZ = 00) 93
Figure 12-40. Timing Diagram of LEARN (Except on the Last Device [TLSZ = 01]) 94
Figure 12-41. Timing Diagram of LEARN on Device Number 7 (TLSZ = 01) 95
Figure 13-1. Depth-Cascading to Form a Single Block 97
Figure 13-2. Depth-Cascading Four Blocks 98
Figure 13-3. FULL Generation in a Cascaded Table 99
Figure 14-1. SRAM READ Access (TLSZ = 00, HLAT = 000, LRAM = 1, LDEV = 1) 101
Figure 14-2. Table of a Block of Eight Devices 102
Figure 14-3. SRAM READ Through Device Number 0 in a Block of Eight Devices 103
Figure 14-4. SRAM READ Timing for Device Number 7 in a Block of Eight Devices 104
Figure 14-5. Table of 31 Devices Made of Four Blocks 105
Figure 14-6. SRAM READ Through Device Number 0 in a Block of 31 Devices (Device Number 0 Timing) 106
Figure 14-7. SRAM READ Through Device Number 0 in a Block of 31 Devices

(Device Number 30 Timing) 107
Figure 14-8. SRAM WRITE Access (TLSZ = 00, HLAT = 000, LRAM = 1, LDEV = 1) 108
Figure 14-9. Table of a Block of Eight Devices 109
Figure 14-10. SRAM WRITE Through Device Number 0 in a Block of Eight Devices 110
Figure 14-11. SRAM WRITE Timing for Device Number 7 in a Block of Eight Devices 111
Figure 14-12. Table of 31 Devices (Four Blocks) 112
Figure 14-13. SRAM WRITE Through Device Number 0
in a Bank of 31 Devices (Device 0 Timing) 113
Figure 14-14. SRAM WRITE Through Device Number 0
in a Bank of 31 LNI7040 Devices (Device Number 30 Timing) 114
Figure 15-1. Sample Switch/Router Using the LNI7040 Device 115
Figure 18-1. Input Wave Form for LNI7040 118
Figure 18-2. Output Load for LNI7040 119
Figure 18-3. 2.5 I/O Output Load Equivalent for LNI7040 119
Figure 18-4. AC Timing Wave Forms with CLK2X 120
Figure 18-5. AC Timing Wave Forms with CLK1X 121
Figure 19-1. Pinout Diagram 122
Figure 19-2. Package: Bottom View 129
Figure 19-3. Package: Side view 129
Figure 19-4. Package: Top View 130

LIST OF TABLES

Table 5-1. LNI7040 Signal Description 3
Table 8-1. Register Overview 7
Table 8-2. Search Successful Register Description 9
Table 8-3. Command Register Description 9
Table 8-4. Information Register Description 10
Table 8-5. READ Burst Register Description 11
Table 8-6. WRITE Burst Register Description 11
Table 8-7. NFA Register 11
Table 9-1. Bit Position Match 12
Table 11-1. Command Codes 14
Table 11-2. Command Parameters 14
Table 11-3. READ Command Parameters 15
Table 11-4. READ Address Format for Data Array, Mask Array, or SRAM 16
Table 11-5. READ Address Format for Internal Registers 16
Table 11-6. READ Address Format for Data and Mask Arrays 17
Table 11-7. WRITE Address Format for Data Array, Mask Array or SRAM (Single WRITE) 18
Table 11-8. WRITE Address Format for Internal Registers 18
Table 11-9. WRITE Address Format for Data and Mask Array (Burst WRITE) 19
Table 11-10. The Latency of SEARCH from Instruction to SRAM Access Cycle 21
Table 11-11. Shift OF SSF and SSV from SADR 22
Table 11-12. Hit/Miss Assumption 22
Table 11-13. The Latency of SEARCH from Instruction to SRAM Access Cycle 27
Table 11-14. Shift OF SSF and SSV from SADR 28
Table 11-15. Hit/Miss Assumption 28
Table 11-16. The Latency of SEARCH from Instruction to SRAM Access Cycle 42
Table 11-17. Shift of SSF and SSV from SADR 43
Table 11-18. The Latency of SEARCH from Instruction to SRAM Access Cycle 45
Table 11-19. Shift OF SSF and SSV from SADR 46
Table 11-20. Hit/Miss Assumption 46
Table 11-21. SEARCH Latency from Instruction to SRAM Access Cycle 51
Table 11-22. Shift OF SSF and SSV from SADR 52
Table 12-1. Hit/Miss Assumption 52
Table 12-2. The Latency of SEARCH from Instruction to SRAM Access Cycle 66
Table 12-3. Shift OF SSF and SSV from SADR 67
Table 12-4. The Latency of SEARCH from Cycles C and D to SRAM Access Cycle 69
Table 12-5. Shift OF SSF and SSV from SADR 69
Table 12-6. Hit/Miss Assumption 69
Table 12-7. The Latency of SEARCH from Cycles C and D to SRAM Access Cycle 74
Table 12-8. Shift OF SSF and SSV from SADR 75
Table 12-9. Hit/Miss Assumption 75
Table 12-10. The Latency of SEARCH from Cycles C and D to SRAM Access Cycle 89
Table 12-11. Shift OF SSF and SSV from SADR 90
Table 12-12. Searches with CFG_L Set High 92
Table 12-13. Latency of SRAM WRITE Cycle from Second Cycle of LEARN Instruction 95
Table 14-1. SRAM Address 100
Table 16-1. Supported Operations 115
Table 16-2. TAP Device ID Register 116

Table 17-1. DC Electrical Characteristics for LNI7040 116
Table 17-2. Operating Conditions for LNI7040 117
Table 18-1. AC Timing Parameters with CLK2X 117
Table 18-2. AC Timing Parameters with CLK1X 118
Table 18-3. 2.5V AC Table for Test Condition of LNI7040 118
Table 19-1. Pinout Descriptions for Pinout Diagram 123
Table 20-1. Ordering Information 130
Table 20-2. Part-Numbering Methodology 131

1.0 Overview

Cypress Semiconductor Corporation's (Cypress Semiconductor's) CYNSE70128/LNI7040 network search engine (NSE) incorporates patent-pending Associative Processing Technology™ (APT) and is designed to be a high-performance, pipelined, synchronous, 64K-entry NSE.[1] The LNI7040 database entry size can be 72 bits, 144 bits, or 288 bits. In the 72-bit entry mode, the size of the database is 64K entries. In the 144-bit mode, the size of the database is 32K entries, and in the 288-bit mode, the size of the database is 16K entries. The LNI7040 device is configurable to support multiple databases with different entry sizes. The 36-bit entry table can be implemented using the Global Mask Registers (GMRs) building-database size of 128K entries with a single device.

The NSE can sustain 100 million transactions per second when the database is programmed or configured as 72 or 144 bits. When the database is programmed to have an entry size of 36 or 288 bits, the NSE will perform at 50 million transactions per second. The LNI7040 can be used to accelerate network protocols such as Longest-prefix Match (CIDR), ARP, MPLS, and other layer 2, 3, and 4 protocols.

This high-speed, high-capacity NSE can be deployed in a variety of networking and communications applications. The performance and features of the LNI7040 make it attractive in applications such as Enterprise LAN switches and routers and broadband switching and/or routing equipment supporting multiple data rates at OC–48 and beyond. The NSE is designed to be scalable in order to support network database sizes to 3968K entries specifically for environments that require large network policy databases. The block diagram for the LNI7040 device is shown on page 2.

2.0 Features

- 128K 36-bit entries in a single device
- 64K entries in 72-bit mode, 32K entries in 144-bit mode, 16K entries in 288-bit mode
- 100 million transactions per second in 72- and 144-bit configurations
- 50 million transactions in 36- and 288-bit configurations
- Searches any subfield in a single cycle
- Synchronous pipelined operation
- Up to 31 NSEs can be cascaded
- When cascaded, the database entries can range up to 3,968K 36-bit entries
- Multiple width tables in a single database bank
- Glueless interface to industry-standard SRAMs and/or SSRAMs
- Simple hardware instruction interface
- IEEE 1149.1 test access port
- 1.5V core voltage supply
- 2.5/3.3V I/O voltage supply (for LNI7040-XXX)
- 1.8V I/O voltage supply (for LNI7040-XXX-L)
- 388-pin BGA package.

1. All product and company names mentioned in this document are the trademarks of their respective holders. The Cypress Semiconductor Corporation logo, as well as the terms Associative Processing Technology™ (APT), LNI7010, LNI7020, and LNI7040, are trademarks of Cypress Semiconductor.

3.0 Block Diagram



4.0 Functional Description

The following subsections contain command and DQ bus (command and databus), database entry, arbitration logic, pipeline and SRAM control, and full logic descriptions.

4.1 Command Bus and DQ Bus

CMD[10:0] carries the command and its associated parameter. DQ[71:0] is used for data transfer to and from the database entries, which comprise a data and a mask field that are organized as data and mask arrays. The DQ bus carries the search data (of the data and mask arrays and internal registers) during the SEARCH command as well as the address and data during READ and/or WRITE operations. The DQ bus can also carry the address information for the flow-through accesses to the external SRAMs and/or SSRAMs.

4.2 Database Entry (Data Array and Mask Array)

Each database entry comprises a data and a mask field. The resultant value of the entry is “1,” “0,” or “X (don’t care),” depending on the value in the data and mask bits. The on-chip priority encoder selects the first matching entry in the database that is nearest to location 0.

4.3 Arbitration Logic

When multiple NSEs are cascaded to create large databases, the data being searched is presented to all NSEs simultaneously in the cascaded system. If multiple matches occur within the cascaded devices, arbitration logic on the NSEs will enable the winning device (with a matching entry that is closest to address 0 of the cascaded database) to drive the SRAM bus.

4.4 Pipeline and SRAM Control

Pipeline latency is added to give enough time to a cascaded system's arbitration logic to determine the device that will drive the index of the matching entry on the SRAM bus. Pipeline logic adds latency to both the SRAM access cycles and the SSF and SSV signals to align them to the host ASIC receiving the associated data.

4.5 Full Logic

Bit[0] in each of the 72-bit entries has a special purpose for the LEARN command (0 = empty, 1 = full). When all the data entries have bit[0] = 1, the database asserts the FULL flag, indicating that all the NSEs in the depth-cascaded array are full.

5.0 Signal Descriptions

Table 5-1 lists and describes all LNI7040 signals.

Table 5-1. LNI7040 Signal Description

Symbol	Type[1]	Description
Clocks and Reset		
CLK_MODE	I	**Clock Mode**. This signal allows the selection of clock (CLK[2]) input to the CLK1X/CLK2X pin. If the CLK_MODE pin is low, CLK2X must be supplied on that pin. PHS_L must also be supplied. If the CLK_MODE pin is high, CLK1X must be supplied on the CLK2X/CLK1X pin, and the PHS_L signal is not required. When the CLK_mode is high, PHS_L is unused and should be externally grounded.
CLK2X/CLK1X	I	**Master Clock**. Depending on the CLK_MODE pin, either the CLK2X or the CLK1X must be supplied. LNI7040 samples control and data signals on both the edges of CLK1X if CLK1X is supplied. LNI7040 samples all the data and control pins on the positive edge of CLK2X if the CLK2X and PHS_L signals are supplied. All signals are driven out of the device on the rising edge of CLK1X if CLK1X is supplied, and are driven on the rising edge of CLK2X (when PHS_L is low) if CLK2X is supplied.
PHS_L	I	**Phase**. This signal runs at half the frequency of CLK2X and generates an internal clock from CLK2X. See Section 6.0, "Clocks" on page 5.
TEST_CO[3]	I	**Test Output (For Cypress Semiconductor Use Only)**. This is test output and will stay unconnected in the application of the device.
TEST	I	**Test Input (For Cypress Semiconductor Use Only)**. This signal should be connected to ground.
TEST_FM		**Test Input (For Cypress Semiconductor Use Only)**. This signal should be connected to ground.
RST_L	I	**Reset**. Driving RST_L low initializes the device to a known state.
TEST_PB[4]	I	**Test Input (For Cypress Semiconductor Use Only)**. This signal should be connected to ground.
CFG_L	I	**Configuration**. When CFG_L is low, LNI7040 will operate in backward compatibility mode with LNI7010 and LNI7020. When CFG_L is low, the CMD[10:9] should be externally grounded. With CFG_L low, the device will behave identically with LNI7010 and LNI7020, and the new feature added to LNI7040 will be disabled. When CFG_L is high, the additional command CMD[10:9] can be used and the following additional features will be supported: 1. 16 pair of Global Masks are supported instead of eight; 2. Parallel WRITE to the data and mask arrays is supported (see Subsection 11.5, "Parallel WRITE" on page 19); and 3. configuring tables of up to three different widths does not require table identification bits in the data array, thus saving two bits from each 72-bit entry.

Symbol	Type[1]	Description
Command and DQ Bus		
CMD[10:0]	I	**Command Bus**. [1:0] specifies the command and [10:2] contains the command parameters. The descriptions of individual commands explains the details of the parameters. The encoding of commands based on the [1:0] field are: 00: PIO READ 01: PIO WRITE 10: SEARCH 11: LEARN.
CMDV	I	**Command Valid**. This signal qualifies the CMD bus: 0: No command 1: Command.
DQ[71:0]	I/O	**Address/Data Bus**. This signal carries the READ and WRITE address and data during register, data, and mask array operations. It carries the compare data during SEARCH operations. It also carries the SRAM address during SRAM PIO accesses.
ACK[5]	T	**READ Acknowledge**. This signal indicates that valid data is available on the DQ bus during register, data, and mask array READ operations, or that the data is available on the SRAM data bus during SRAM READ operations.
EOT[5]	T	**End of Transfer**. This signal indicates the end of burst transfer to the data or mask array during READ or WRITE burst operations.
SSF	T	**Search Successful Flag**. When asserted, this signal indicates that the device is the global winner in a SEARCH operation.
SSV	T	**Search Successful Flag Valid**. When asserted, this signal qualifies the SSF signal.
MULTI_HIT	O	**Multiple Hit Flag**. When asserted, this signal indicates that there is more than one location having a match on this device.
HIGH_SPEED	I	**High Speed**. When this signal is high, the device will run up to 100MHz and perform 100 million searches per second. However, in this mode, a TLSZ value of 00 is not supported in a system of a single device. Furthermore, the device will only support a TLSZ of 00 and 01 if more than one device is cascaded to form database tables.
CLK_TUNE[3:0]	I	**Clock Tune [3:0]**. These test pins should be set to logic level 1001.
SRAM Interface		
SADR[23:0]	T	**SRAM Address**. This bus contains address lines to access off-chip SRAMs that contain associative data. See Table 14-1 for the details of the generated SRAM address. In a database of multiple LNI7040s, each corresponding bit of SADR from all cascaded devices must be connected.
CE_L	T	**SRAM Chip Enable**. This is the chip-enable control for external SRAMs. In a database of multiple LNI7040s, CE_L of all cascaded devices must be connected. This signal is then driven by only one of the devices.
WE_L	T	**SRAM WRITE Enable**. This is the write-enable control for external SRAMs. In a database of multiple LNI7040s, WE_L of all cascaded devices must be connected together. This signal is then driven by only one of the devices.
OE_L	T	**SRAM Output Enable**. This is the output-enable control for external SRAMs. Only the last device drives this signal (with the LRAM bit set).
ALE_L	T	**Address Latch Enable**. When this signal is low, the addresses are valid on the SRAM address bus. In a database of multiple LNI7040s, the ALE_L of all cascaded devices must be connected. This signal is then driven by only one of the devices.
Cascade Interface		
LHI[6:0]	I	**Local Hit In**. These pins depth-cascade the device to form a larger table. One signal of this bus is connected to the LHO[1] or LHO[0] of each of the upstream devices in a block. All unused LHI pins are connected to a logic 0. (For more information, see Section 13.0, “Depth-Cascading” on page 96.)

Symbol	Type[1]	Description
LHO[1:0]	O	**Local Hit Out**. LHO[1] and LHO[0] are the same logical signal. Either the LHO[1] or the LHO[0] is connected to one input of the LHI bus of up to four downstream devices in a block of up to eight. (For more information see Section 13.0, “Depth-Cascading” on page 96.)
BHI[2:0]	I	**Block Hit In**. Inputs from the previous block BHO[2:0] are tied to BHI[2:0] of the current device. In a four-block system, the last block can contain only seven devices because the identification code 11111 is used for broadcast access.
BHO[2:0]	O	**Block Hit Out**. These outputs from the last device in a block are connected to the BHI[2:0] inputs of the devices in the downstream blocks.
FULI[6:0]	I	**Full In**. Each signal in this bus is connected to FULO[0] or FULO[1] of an upstream device to generate the FULL flag for the depth-cascaded block.
FULO[1:0]	O	**Full Out**. FULO[1] and FULO[0] are the same logical signal. One of these two signals must be connected to the FULI of up to 4 downstream devices in a depth-cascaded table. Bit [0] in the data array indicates whether the entry is full (1) or empty (0).This signal is asserted if all bits in the data array are 1s. (Refer to Section 13.0, “Depth-Cascading” on page 96, for information on how to generate the FULL flag.)
FULL	O	**Full Flag**. When asserted, this signal indicates that the table of multiple depth-cascaded devices is full.
Device Identification		
ID[4:0]	I	**Device Identification**. The binary-encoded device identification for a depth-cascaded system starts at 00000 and goes up to 11110. 11111 is reserved for a special broadcast address that selects all cascaded NSEs in the system. On a broadcast read-only, the device with the LDEV bit set to 1 responds.
Supplies		
V_{DD}	n/a	**Chip core supply**. 1.5V.
V_{DDQ}	n/a	**Chip I/O supply**. 1.8V (LNI7040-XXX-L), 2.5V or 3.3V (LNI7040-XXX).
Test Access Port		
TDI	I	Test access port’s test data in.
TCK	I	Test Access Port’s Test Clock.
TDO	T	Test Access Port’s Test Data Out.
TMS	I	Test Access Port’s Test Mode Select.
TRST_L	I	Test Access Port’s Reset.

1. I = Input only, I/O = Input or Output, O = Output only, T = Tristate output.
2. “CLK” is an internal clock signal.
3. In the previous versions of this specification, this signal was called CLK_OUT.
4. In previous versions of this specification, this signal was called PLL_BYPASS.
5. ACK and EOT require a weak external pulldown such as 47KΩ or 100KΩ.

6.0 Clocks[1]

If the CLK_MODE pin is low, LNI7040 receives the CLK2X and PHS_L signals. It uses the PHS_L signal to divide CLK2X and generate a CLK, as shown in Figure 6-1. The LNI7040 uses CLK2X and CLK for internal operations.



Figure 6-1. LNI7040 Clocks (CLK2X and PHS_L)

1. Any reference to “CLK” cycles means one cycle of CLK.

If the CLK_MODE pin is high, LNI7040 receives the CLK1X only. LNI7040 uses an internal PLL to double the frequency of CLK1X and then divides that clock by two to generate a CLK for internal operations, as shown in Figure 6-2.



Figure 6-2. LNI7040 Clocks (CLK1X)

Note. For the purpose of showing timing diagrams, all such diagrams in this document will be shown in CLK2X mode. For a timing diagram in CLK1X mode, the following substitution can be made (see Figure 6-3).



Figure 6-3. LNI7040 Clocks for All Timing Diagrams

7.0 PLL Usage

When the device first powers up, it takes 0.5 ms to lock the internal phase-lock loop (PLL). During this locking of the PLL, in addition to 32 extra CLK1X cycles in CLK1X mode and 64 extra cycles in CLK2X mode, the RST_L must be held low for proper initialization of the device. Setup and hold requirements will change in CLK1X mode if the duty cycle of the CLK1X is varied. All signals into the device in CLK1X mode are sampled by a clock that is generated by multiplying CLK1X by two. Since PLL has a locking range, the device will only work between the range of frequencies specified in the timing specification section.

8.0 Registers

All registers in the LNI7040 are 72 bits wide. The LNI7040 contains 16 pairs of comparand storage registers, 16 pairs of global mask registers (GMRs), eight search successful index registers and one each of command, information, burst READ, burst WRITE, and next-free address registers. Table 8-1 provides an overview of all the LNI7040 registers. The registers are ordered in ascending address order. Each register group is then described in the following subsections.

Table 8-1. Register Overview

Address	Abbreviation	Type	Name
0–31	COMP0–31	R	16 pairs of comparand registers that store comparands from the DQ bus for learning later.
32–47 96–111	MASKS	RW	16 global mask register pairs.
48–55	SSR0–7	R	Eight search successful index registers.
56	COMMAND	RW	Command register.
57	INFO	R	Information register.
58	RBURREG	RW	Burst READ register.
59	WBURREG	RW	Burst WRITE register.
60	NFA	R	Next-free address register.
61–63	–	–	Reserved.

8.1 Comparand Registers

The device contains 32 72-bit comparand registers (16 pairs) dynamically selected in every SEARCH operation to store the comparand presented on the DQ bus. The LEARN command will later use these registers when executed. The LNI7040 stores the SEARCH command's cycle A comparand in the even-numbered register and the cycle B comparand in the odd-numbered register, as shown in Figure 8-1.



Figure 8-1. Comparand-Register Selection during SEARCH and LEARN Instructions

8.2 Mask Registers

The device contains 32 72-bit global mask registers (16 pairs) dynamically selected in every SEARCH operation to select the search subfield. The addressing of these registers is explained in Figure 8-2. The four-bit GMR Index supplied on the command (CMD) bus can apply 16 pairs of global masks during the SEARCH and WRITE operations, as shown below. **Note**. In 72-bit SEARCH and WRITE operations, the host ASIC must program both the even and odd mask registers with the same values.



Figure 8-2. Addressing the Global Mask Register Array

Each mask bit in the GMRs is used during SEARCH and WRITE operations. In SEARCH operations, setting the mask bit to 1 enables compares; setting the mask bit to 0 disables compares (forced match) at the corresponding bit position. In WRITE operations to the data or mask array, setting the mask bit to 1 enables WRITEs; setting the mask bit to 0 disables WRITEs at the corresponding bit position.

8.3 Search Successful Registers (SSR[0:7])

The device contains eight search successful registers (SSRs) to hold the index of the location where a successful SEARCH occurred. The format of each register is described in Table 8-2. The SEARCH command specifies which SSR stores the index of a specific SEARCH command in cycle B of the SEARCH instruction. Subsequently, the host ASIC can use this register to access that data array, mask array, or external SRAM using the index as part of the indirect access address (see Table 11-4 and Table 8-2).

The device with a valid bit set performs a READ or WRITE operation. All other devices suppress the operation.

Table 8-2. Search Successful Register Description

Field	Range	Initial Value	Description
INDEX	[15:0]	X	**Index**. This is the address of the 72-bit entry where a successful search occurs. The device updates this field only when the search is successful. If a hit occurs in a 144-bit entry-size quadrant, the LSB is 0. If a hit occurs in a 288-bit entry-size quadrant, the two LSBs are 00. This index updates if the device is either a local or global winner in a SEARCH operation.
–	[30:16]	0	**Reserved**.
VALID	[31]	0	**Valid**. During SEARCH operation in a depth-cascaded configuration, the device that is a global winner in a match sets this bit to 1. This bit updates only when the device is a global winner in a SEARCH operation.
–	[71:32]	0	**Reserved**.

8.4 Command Register

Table 8-3 describes the command register fields.

Table 8-3. Command Register Description

Field	Range	Initial Value	Description
SRST	[0]	0	**Software Reset**. If 1, this bit resets the device with the same effect as a hardware reset. Internally, it generates a reset pulse lasting for eight CLK cycles. This bit automatically resets to 0 after the reset has completed.
DEVE	[1]	0	**Device Enable**. If 0, it keeps the SRAM bus (SADR, WE_L, CE_L, OE_L, and ALE_L), SSF, and SSV signals in 3-state condition and forces the cascade interface output signals LHO[1:0] and BHO[2:0] to 0. It also keeps the DQ bus in input mode. The purpose of this bit is to make sure that there are no bus contentions when the devices power up in the system.
TLSZ	[3:2]	01	**Table Size**. The host ASIC must program this field to configure the chips into a table of a certain size. This field affects the pipeline latency of the SEARCH and LEARN operations as well as the READ and WRITE accesses to the SRAM (SADR[23:0], CE_L, OE_L, WE_L, ALE_L, SSV, SSF, and ACK). Once programmed, the search latency stays constant. Latency in number of CLK cycles with HIGH_SPEED low: 00: 1 device 4 01: Up to 8 devices 5 10: Up to 31 devices 6 11: Reserved. Latency number CLK cycles with HIGH_SPEED high: 00: Not supported 01: 1 device 5 10: 2–31 devices 6 11: Reserved.
HLAT	[6:4]	000	**Latency of Hit Signals**. This field further adds latency to the SSF and SSV signals during SEARCH, and ACK signal during SRAM READ access by the following number of CLK cycles. 000: 0 100: 4 001: 1 101: 5 010: 2 110: 6 011: 3 111: 7
LDEV	[7]	0	**Last Device in the Cascade**. When set, this is the last device in the depth-cascaded table and is the default driver for the SSF and SSV signals. In the event of a search failure, the device with this bit set drives the hit signals as follows: SSF = 0, SSV = 1. During nonsearch cycles, the device with this bit set drives the signals as follows: SSF = 0, SSV = 0.

Field	Range	Initial Value	Description
LRAM	[8]	0	**Last Device on the SRAM Bus**. When set, this device is the last device on the SRAM bus in the depth-cascaded table and is the default driver for the SADR, CE_L, WE_L, and ALE_L signals. In cycles where no LNI7040 device in a depth cascaded table drives these signals, this devices drives the signals as follows: SADR = 24'hFFFFFF, CE_L = 1, WE_L = 1, and ALE_L = 1. OE_L is always driven by the device for which this bit is set.
CFG	[24:9]	0000000000000000	**Database Configuration**. The device is divided internally into eight partitions of 8K x 72, each of which can be configured as 8K x 72, 4K x 144, or 2K x 288, as follows. 00: 8K x 72 01: 4K x 144 10: 2K x 288 11: low power, partition not used for SEARCH. Bits [10:9] apply to configuring the 1st partition in the address space. Bits [12:11] apply to configuring the 2nd partition in the address space. Bits [14:13] apply to configuring the 3rd partition in the address space. Bits [16:15] apply to configuring the 4th partition in the address space. Bits [18:17] apply to configuring the 5th partition in the address space. Bits [20:19] apply to configuring the 6th partition in the address space. Bits [22:21] apply to configuring the 7th partition in the address space. Bits [24:23] apply to configuring the 8th partition in the address space.
	[71:25]	0	**Reserved**.

8.5 Information Register

Table 8-4 describes the information register fields.

Table 8-4. Information Register Description

Field	Range	Initial Value	Description
Revision	[3:0]	0001	**Revision Number**. This is the current device revision number. Numbers start at one and increment by one for each revision of the device.
Implementation	[6:4]	001	This is the LNI7040 implementation number.
Reserved	[7]	0	**Reserved**.
Device ID	[15:8]	00000100	This is the device identification number.
MFID	[31:16]	1101_1100_0111_1111	**Manufacturer ID**. This field is the same as the manufacturer identification number and continuation bits in the TAP controller.
Reserved	[71:32]		**Reserved**.

8.6 READ Burst Address Register

Table 8-5 shows the READ burst address register (RBURREG) fields which must be programmed before a burst READ.

Table 8-5. READ Burst Register Description

Field	Range	Initial Value	Description
ADR	[15:0]	0	**Address**. This is the starting address of the data or mask array during a burst READ operation. It automatically increments by one for each successive READ of the data or mask array. Once the operation is complete, the contents of this field must be reinitialized for the next operation.
	[18:16]		**Reserved**.
BLEN	[27:19]	0	**Length of Burst Access**. The device provides the capability to read from 4–511 locations in a single burst. The BLEN decrements automatically. Once the operation is complete, the contents of this field must be reinitialized for the next operation.
	[71:28]		**Reserved**.

8.7 WRITE Burst Address Register Description

Table 8-6 describes the WRITE burst address register (WBURREG) fields which must be programmed before a burst WRITE.

Table 8-6. WRITE Burst Register Description

Field	Range	Initial Value	Description
ADR	[15:0]	0	**Address**. This is the starting address of the data or mask array during a burst WRITE operation. It automatically increments by one for each successive WRITE of the data or mask array. Once the operation is complete, the contents of this field must be reinitialized for the next operation.
	[18:16]		**Reserved**.
BLEN	[27:19]	0	**Length of Burst Access**. The device provides the capability to write from 4–511 locations in a single burst. The BLEN decrements automatically. Once the operation is complete, the contents of this field must be reinitialized for the next operation.
	[71:28]		**Reserved**.

8.8 NFA Register

Bit [0] of each 72-bit data entry is specially designated for use in the operation of the LEARN command. For 72-bit-configured quadrants, this bit indicates whether a location is full (bit set to 1) or empty (bit set to 0). Every WRITE and/or LEARN command loads the address of the first 72-bit location that contains a 0 in the entry's bit[0]. This is stored in the NFA register (see Table 8-7). If all the bits[0] in a device are set to 1, the LNI7040 asserts FULO[1:0] to 1.

For a 144-bit-configured quadrants, the LSB of the NFA register is always set to 0. The host ASIC must set both bit[0] and bit[72] in a 144-bit word to either 0 or 1 to indicate full or empty status. Both bit[0] and bit[72] must be set to either 0 or 1, (that is, the 10 or 01 settings are invalid).

Table 8-7. NFA Register

Address	71–16	15–0
60	Reserved	Index

9.0 NSE Architecture and Operation Overview

The LNI7040 consists of 64K x 72-bit storage cells referred to as data bits. There is a mask cell corresponding to each data cell. Figure 9-1 shows the three organizations of the device based on the value of the CFG bits in the command register.



Figure 9-1. LNI7040 Database Width Configuration

During a SEARCH operation, the search data bit (S), data array bit (D), mask array bit (M) and the global mask bit (G) are used in the following manner to generate a match at that bit position (see Table 9-1). The entry with a match on every bit position results in a successful search during a SEARCH operation.

Table 9-1. Bit Position Match

G	M	D	S	Match
0	X	X	X	1
1	0	X	X	1
1	1	0	0	1
1	1	1	0	0
1	1	0	1	0
1	1	1	1	1

In order for a successful search within a device to make the device the local winner in the SEARCH operation, all 72-bit positions must generate a match for a 72-bit entry in 72-bit-configured quadrants, or all 144-bit positions must generate a match for two consecutive even and odd 72-bit entries in quadrants configured as 144 bits, or all 288-bit positions must generate a match for 4 consecutive entries aligned to 4 entry-page boundaries of 72-bit entries in quadrants configured as 288 bits.

An arbitration mechanism using a cascade bus determines the global winning device among the local winning devices in a SEARCH cycle. The global winning device drives the SRAM bus, SSV, and the SSF signals. In case of a SEARCH failure, the device(s) with the LDEV and LRAM bits set drive(s) the SRAM bus, SSF, and SSV signals.

The LNI7040 device can be configured to contain tables of different widths, even within the same chip. Figure 9-2 shows a sample configuration of different widths.



Figure 9-2. Multiwidth Database Configurations Example

10.0 Data and Mask Addressing

Figure 10-1 shows LNI7040 data and mask array addressing.



Figure 10-1. Addressing the LNI7040 Data and Mask Arrays

11.0 Commands

A master device such as an ASIC controller issues commands to the LNI7040 device using the command valid (CMDV) signal and the CMD bus. The following subsections describe the operation of the commands.

11.1 Command Codes

The LNI7040 implements four basic commands, shown in Table 11-1. The command code must be presented to CMD[1:0] while keeping the CMDV signal high for two CLK2X cycles (designated as cycles A and B) when the CLK_MODE pin is low. In CLK2X mode, the controller ASIC must align the instructions using the PHS_L signal. The command code must be presented to CMD[1:0] while keeping the CMDV signal high for one CLK1X cycle when the CLK_MODE pin is high. In CLK1X mode the high phase of

the CLK1X is designated as cycle A and the low phase of the CLK1X is designated as cycle B. The CMD[10:2] field passes the parameters of the command in cycles A and B.

Table 11-1. Command Codes

Command Code	Command	Description
00	READ	Reads one of the following: data array, mask array, device registers, or external SRAM.
01	WRITE	Writes one of the following: data array, mask array, device registers, or external SRAM.
10	SEARCH	Searches the data array for a desired pattern using the specified register from the GMR array and local mask associated with each data cell.
11	LEARN	The device has internal storage for up to 16 comparands that it can learn. The device controller can insert these entries at the next free address (as specified by the NFA register) using the LEARN instruction.

11.2 Commands and Command Parameters

Table 11-2 lists the CMD bus fields that contain the LNI7040 command parameters and their respective cycles. Each command is described separately in the subsections that follow.

Table 11-2. Command Parameters

CMD[12]	CYC	10	9	8	7	6	5	4	3	2	1	0
READ	A	X	X	SADR[23]	SADR[22]	SADR[21]	0	0	0	0 = Single 1 = Burst	0	0
	B	X	X	0	0	0	0	0	0	0 = Single 1 = Burst	0	0
WRITE	A	Global Mask Register Index [3]	0 Normal WRITE 1 Parallel WRITE	SADR[23]	SADR[22]	SADR[21]	Global Mask Register Index [2:0]			0 = Single 1 = Burst	0	1
	B	Global Mask Register Index [3]	0 Normal WRITE 1 Parallel WRITE	0	0	0	Global Mask Register Index [2:0]			0 = Single 1 = Burst	0	1
SEARCH	A	Global Mask Register Index [3]	72 bit: 0 144-bit: 1 288 bit: X	SADR[23]	SADR[22]	SADR[21]	Global Mask Register Index 2:0]			72-bit or 144-bit: 0 288-bit: 1 in 1st cycle 0 in 2nd cycle	1	0
	B	X		Successful Search Register Index[2:0]			Comparand Register Index				1	0
LEARN[3]	A	X	X	SADR[23]	SADR[22]	SADR[21]	Comparand Register Index				1	1
	B	X	X	0	0	Mode 0: 72-bit 1: 144-bit	Comparand Register Index				1	1

1. Use only CMD[8:0] and connect the CMD[10:9] to ground with CFG_L low.
2. For a description of CMD[9] and CMD[2] see subsections on search 288-bit configured tables and mixed-size searches with CFG_L high.
3. The 288-bit-configured devices or 288-bit-configured quadrants within devices do not support the LEARN instruction.

11.3 READ Command

The READ can be a single READ of a data array, a mask array, an SRAM, or a register location (CMD[2] = 0). It can be a burst READ of the data (CMD[2] = 1) or mask array locations using an internal auto-incrementing address register (RBURADR). A description of each type is provided in Table 11-3. A single-location READ operation lasts six cycles, as shown in Figure 11-1. The burst READ adds two cycles for each successive READ. The SADR[23:21] bits supplied in the READ instruction cycle A drives SADR[23:21] signals during the READ of an SRAM location.

Table 11-3. READ Command Parameters

CMD Parameter CMD[2]	READ Command	Description
0	Single READ	Reads a single location of the data array, mask array, external SRAM, or device registers. All access information is applied on the DQ bus.
1	Burst READ	Reads a block of locations from the data array, or mask array as a burst. The internal register (RBURADR) specifies the starting address and the length of the data transfer from the data or mask array, and it auto-increments the address for each access. All other access information is applied on the DQ bus. **Note**. The device registers and external SRAM can only be read in single-READ mode.



Figure 11-1. Single-Location READ Cycle Timing

The single READ operation takes six clock cycles, in the following sequence.

- **Cycle 1**: The host ASIC applies the READ instruction on the CMD[1:0] (CMD[2]= 0) using CMDV = 1 and the DQ bus supplies the address, as shown in Table 11-4 and Table 11-5. The host ASIC selects the LNI7040 for which ID[4:0] matches the DQ[25:21] lines. If the DQ[25:21] = 11111, the host ASIC selects the LNI7040 with the LDEV bit set. The host ASIC also supplies SADR[23:21] on CMD[8:6] in cycle A of the READ instruction if the READ is directed to the external SRAM.
- **Cycle 2**: The host ASIC floats DQ[71:0] to 3-state condition.
- **Cycle 3**: The host ASIC keeps DQ[71:0] in 3-state condition.
- **Cycle 4**: The selected device starts to drive the DQ[71:0] bus, and drives the ACK signal from Z to low.
- **Cycle 5**: The selected device drives the read data from the addressed location on the DQ[71:0] bus, and drives the ACK signal high.
- **Cycle 6**: The selected device floats the DQ[71:0] to 3-state condition and drives the ACK signal low.

At the termination of cycle 6, the selected device releases the ACK line to 3-state condition. The READ instruction is complete, and a new operation can begin. **Note**. The latency of the SRAM READ will be different than the one described above (see

Subsection 14.2, “SRAM PIO Access” on page 100). Table 11-4 lists and describes the format of the READ address for a data array, mask array, or SRAM.

Table 11-4. READ Address Format for Data Array, Mask Array, or SRAM

DQ [71:30]	DQ [29]	DQ [28:26]	DQ [25:21]	DQ [20:19]	DQ [18:16]	DQ [15:0]
Reserved	0: Direct 1: Indirect	Successful Search Register Index (applicable if DQ[29] is indirect)	ID	00: Data Array	Reserved	If DQ[29] is 0, this field carries the address of the data array location. If DQ[29] is 1, the SSRI specified on DQ[28:26] is used to generate the address of the data array location: {SSR[15:2], SSR[1] | DQ[1], SSR[0] | DQ[0]}.[1]
Reserved	0: Direct 1: Indirect	Successful Search Register Index (applicable if DQ[29] is indirect)	ID	01: Mask Array	Reserved	If DQ[29] is 0, this field carries the address of the mask array location. If DQ[29] is 1, the SSRI specified on DQ[28:26] is used to generate the address of the mask array location: {SSR[15:2], SSR[1] | DQ[1], SSR[0] | DQ[0]}.[1]
Reserved	0: Direct 1: Indirect	Successful Search Register Index (applicable if DQ[29] is indirect)	ID	10: External SRAM	Reserved	If DQ[29] is 0, this field carries the address of the SRAM location. If DQ[29] is 1, the SSRI specified on DQ[28:26] is used to generate the address of the SRAM location: {SSR[15:2], SSR[1] | DQ[1], SSR[0] | DQ[0]}.[1]

1. “ | ” stands for logical OR operation. “{}” stands for concatenation operator.

Table 11-5 describes the READ address format for the internal registers. Figure 11-2 illustrates the timing diagram for the burst READ of the data or mask array.

Table 11-5. READ Address Format for Internal Registers

DQ[71:26]	DQ[25:21]	DQ[20:19]	DQ[18:7]	DQ[6:0]
Reserved	ID	11: Register	Reserved	Register Address



Figure 11-2. Burst READ of the Data and Mask Arrays (BLEN = 4)

The READ operation lasts 4 + 2n CLK cycles (where n is the number of accesses in the burst specified by the BLEN field of the RBURREG) in the sequence shown below. This operation assumes that the host ASIC has programmed the RBURREG with the starting address (ADR) and the length of the transfer (BLEN) before initiating the burst READ command.

- **Cycle 1**: The host ASIC applies the READ instruction on CMD[1:0] (CMD[2] = 1) using CMDV = 1 and the address supplied on the DQ bus, as shown in Table 11-6. The host ASIC selects the LNI7040 where ID[4:0] matches the DQ[25:21] lines. If the DQ[25:21] = 11111, the host ASIC selects the LNI7040 with the LDEV bit set.
- **Cycle 2**: The host ASIC floats DQ[71:0] to the 3-state condition.
- **Cycle 3**: The host ASIC keeps DQ[71:0] in the 3-state condition.
- **Cycle 4**: The selected device starts to drive the DQ[71:0] bus and drives ACK and EOT from Z to low.
- **Cycle 5**: The selected device drives the READ data from the addressed location on the DQ[71:0] bus, and drives the ACK signal high.

Cycles 4 and 5 repeat for each additional access until all the accesses specified in the burst length (BLEN) field of RBURREG are complete. On the last transfer, the LNI7040 drives the EOT signal high.

- **Cycle (4 + 2n)**: The selected device drives the DQ[71:0] to the 3-state condition, and drives the ACK and EOT signals low.

At the termination of cycle (4 + 2n), the selected device floats the ACK line to the 3-state condition. The burst READ instruction is complete, and a new operation can begin. Table 11-6 describes the READ address format for data and mask arrays for burst READ operations.

Table 11-6. READ Address Format for Data and Mask Arrays

DQ[71:26]	DQ[25:21]	DQ[20:19]	DQ[18:16]	DQ[15:0]
Reserved	ID	00: Data Array	Reserved	**Do not care**. These 16 bits come from the internal register (RBURADR) which increments for each access.
Reserved	ID	01: Mask Array	Reserved	**Do not care**. These 16 bits come from the internal register (RBURADR) which increments for each access.

11.4 WRITE Command

The WRITE can be a single WRITE of a data array, mask array, register, or external SRAM location (CMD[2] = 0). It can be a burst WRITE (CMD[2] = 1) using an internal auto-incrementing address register (WBURADR) of the data or mask array locations. A single-location WRITE is a 3-cycle operation, as shown in Figure 11-3. The burst WRITE adds one extra cycle for each successive location WRITE.



Figure 11-3. Single WRITE Cycle Timing

The following is the WRITE operation sequence, and Table 11-7 shows the WRITE address format for the data array, the mask array, or the single-WRITE SRAM. Table 11-8 shows the WRITE address format for the internal registers.

- **Cycle 1A**: The host ASIC applies the WRITE instruction to the CMD[1:0] (CMD[2] = 0), using CMDV = 1 and the address supplied on the DQ bus. The host ASIC also supplies the GMR Index to mask the WRITE to the data or mask array location on {CMD[10],CMD[5:3]}. For SRAM WRITEs, the host ASIC must supply the SADR[23:21] on CMD[8:6]. The host ASIC sets CMD[9] to 0 for the normal WRITE.
- **Cycle 1B**:The host ASIC continues to apply the WRITE instruction to the CMD[1:0] (CMD[2] = 0), using CMDV = 1 and the address supplied on the DQ bus. The host ASIC continues to supply the GMR Index to mask the WRITE to the data or mask array locations in {CMD[10], CMD[5:3]}.The host ASIC selects the device where ID[4:0] matches the DQ[25:21] lines, or it selects all the devices when DQ[25:21] = 11111.
- **Cycle 2**: The host ASIC drives the DQ[71:0] with the data to be written to the data array, mask array, or register location of the selected device.
- **Cycle 3**: Idle cycle.

At the termination of cycle 3, another operation can begin.

Note. The latency of the SRAM WRITE will be different than the one described above (see Subsection 14.2, “SRAM PIO Access” on page 100).

Table 11-7. WRITE Address Format for Data Array, Mask Array or SRAM (Single WRITE)

DQ [71:30]	DQ [29]	DQ [28:26]	DQ [25:21]	DQ [20:19]	DQ [18:16]	DQ [15:0]
Reserved	0: Direct 1: Indirect	SSR (applicable if DQ[29] is indirect)	ID	00: Data Array	Reserved	If DQ[29] is 0, this field carries the address of the data array location. If DQ[29] is 1, the SSR specified on DQ[28:26] is used to generate the address of data array location: {SSR[15:2], SSR[1] | DQ[1], SSR[0] | DQ[0]}.[1]
Reserved	0: Direct 1: Indirect	SSR (applicable if DQ[29] is indirect)	ID	01: Mask Array	Reserved	If DQ[29] is 0, this field carries the address of the mask array location. If DQ[29] is 1, the SSR specified on DQ[28:26] is used to generate the address of the mask array location: {SSR[15:2], SSR[1] | DQ[1], SSR[0] | DQ[0]}.[1]
Reserved	0: Direct 1: Indirect	SSR (applicable if DQ[29] is indirect)	ID	10: External SRAM	Reserved	If DQ[29] is 0, this field carries the address of the SRAM location. If DQ[29] is 1, the SSR specified on DQ[28:26] is used to generate the address of SRAM location: {SSR[15:2], SSR[1] | DQ[1], SSR[0] | DQ[0]}.[1]

1. “ | ” stands for logical OR operation. “{}” stands for concatenation operator.

Table 11-8. WRITE Address Format for Internal Registers

DQ[71:26]	DQ[25:21]	DQ[20:19]	DQ[18:7]	DQ[6:0]
Reserved	ID	11: Register	Reserved	Register address

Figure 11-4 shows the timing diagram of a burst WRITE operation of the data or mask array.



Figure 11-4. Burst WRITE of the Data and Mask Arrays (BLEN = 4)

The burst WRITE operation lasts for (n + 2) CLK cycles. n signifies the number of accesses in the burst as specified in the BLEN field of the WBURREG register. The following is the block WRITE operation sequence. This operation assumes that the host

ASIC has programmed the WBURREG with the starting address (ADR) and the length of transfer (BLEN) before initiating a burst WRITE command.

- **Cycle 1A**: The host ASIC applies the WRITE instruction to the CMD[1:0] (CMD[2] = 1), using CMDV = 1 and the address supplied on the DQ bus, as shown in Table 11-9. The host ASIC also supplies the GMR Index to mask the WRITE to the data or mask array locations in {CMD[10], CMD[5:3]}. The host ASIC sets CMD[9] to 0 for the normal WRITE.
- **Cycle 1B**: The host ASIC continues to apply the WRITE instruction on the CMD[1:0] (CMD[2] = 1), using CMDV = 1 and the address supplied on the DQ bus. The host ASIC continues to supply the GMR Index to mask the WRITE to the data or mask array locations in {CMD[10], CMD[5:3]}. The host ASIC selects the device for which ID[4:0] matches the DQ[25:21] lines. It selects all the devices when DQ[25:21] = 11111.
- **Cycle 2**: The host ASIC drives the DQ[71:0] with the data to be written to the data or mask array location of the selected device. The LNI7040 writes the data from the DQ[71:0] bus only to the subfield that has the corresponding mask bit set to 1 in the GMR specified by the index {CMD[10],CMD[5:3]} supplied in cycle 1.
- **Cycles 3 to n + 1**: The host ASIC drives the DQ[71:0] with the data to be written to the next data or mask array location (addressed by the auto-increment ADR field of the WBURREG register) of the selected device.

The LNI7040 writes the data on the DQ[71:0] bus only to the subfield that has the corresponding mask bit set to 1 in the GMR specified by the index {CMD[10],CMD[5:3]} supplied in cycle 1. The LNI7040 drives the EOT signal low from cycle 3 to cycle n; the LNI7040 drives the EOT signal high in cycle n + 1 (n is specified in the BLEN field of the WBURREG).

- **Cycle n + 2**: TheLNI7040 drives the EOT signal low.

At the termination of cycle n + 2, the LNI7040 floats the EOT signal to a 3-state operation, and a new instruction can begin.

Table 11-9. WRITE Address Format for Data and Mask Array (Burst WRITE)

DQ [71:26]	DQ [25:21]	DQ [20:19]	DQ [18:16]	DQ [15:0]
Reserved	ID	00: Data array	Reserved	**Do not care**. These 16 bits come from the internal register (WBURADR), which increments with each access.
Reserved	ID	01: Mask array	Reserved	**Do not care**. These 16 bits come from the internal register (WBURADR), which increments with each access.

11.5 Parallel WRITE

In order to write the data and mask arrays faster for initialization, testing, or diagnostics, many locations can be written simultaneously in the LNI7040 device. When CMD[9] is set in cycles A and B of the WRITE command during a WRITE to the data or mask arrays, the address present on DQ[10:1] that specifies 64 locations in a device is used and 64 72-bit locations are simultaneously written in either the data or mask array.

11.6 SEARCH Command

This subsection describes the following:

- 72-bit search on tables configured as x72 using one device
- 72-bit search on tables configured as x72 using up to eight devices
- 72-bit search on tables configured as x72 using up to 31 devices
- 144-bit search on tables configured as x144 using one device
- 144-bit search on tables configured as x144 using up to eight devices
- 144-bit search on tables configured as x144 using up to 31 devices
- 288-bit search on tables configured as x288 using one device
- 288-bit search on tables configured as x288 using up to eight devices
- 288-bit search on tables configured as x288 using up to 31 devices
- Mixed-size searches on tables configured with different widths using an LNI7040 with CFG_L low
- Mixed-size searches on tables configured with different widths using an LNI7040 with CFG_L high.

11.7 72-bit SEARCH on Tables Configured as x72 Using a Single LNI7040 Device

Figure 11-5 shows the timing diagram for a SEARCH command in the 72-bit-configured table (CFG = 0000000000000000) consisting of a single device for one set of parameters: TLSZ = 00, HLAT = 000, LRAM = 1, LDEV = 1. The hardware diagram for this search subsystem is shown in Figure 11-6.



CFG = 0000000000000000, HLAT = 000, TLSZ = 00, LRAM = 1, LDEV = 1.

Figure 11-5. Timing Diagram for 72-bit SEARCH in x72 Table (One Device)



Figure 11-6. Hardware Diagram for a Table with One Device

The following is the sequence of operation for a single 72-bit search command (also refer to “Command and Command Parameters,” Subsection 11.2 on page 14).

- **Cycle A**: The host ASIC drives the CMDV high and applies SEARCH command code (10) on CMD[1:0] signals. {CMD[10], CMD[5:3]} signals must be driven with the index to the GMR pair for use in this SEARCH operation. CMD[8:6] signals must be driven with the same bits that will be driven on SADR[23:21] by this device if it has a hit. DQ[71:0] must be driven with the 72-bit data to be compared. The CMD[2] signal must be driven to logic 0.
- **Cycle B**: The host ASIC continues to drive the CMDV high and to apply SEARCH command (10) on CMD[1:0]. CMD[5:2] must be driven by the index of the comparand register pair for storing the 144-bit word presented on the DQ bus during cycles A and B. CMD[8:6] signals must be driven with the index of the SSR that will be used for storing the address of the matching entry and the hit flag (see page 8 for information on SSR[0:7]). The DQ[71:0] continues to carry the 72-bit data to be compared.

Note. For 72-bit searches, the host ASIC must supply the same 72-bit data on DQ[71:0] during both cycles A and B. The even and odd pair of GMRs selected for the compare must be programmed with the same value.

The logical 72-bit SEARCH operation is shown in Figure 11-7. The entire table consisting of 72-bit entries is compared to a 72-bit word K (presented on the DQ bus in both cycles A and B of the command) using the GMR and the local mask bits. The effective GMR is the 72-bit word specified by the identical value in both even and odd GMR pairs selected by the GMR Index in the command's cycle A. The 72-bit word K (presented on the DQ bus in both cycles A and B of the command) is also stored in both even and odd comparand register pairs selected by the Comparand Register Index in the command's cycle B. In a x72 configuration, only the even comparand register can be subsequently used by the LEARN command. The word K (presented on the DQ bus in both cycles A and B of the command) is compared with each entry in the table starting at location 0. The first matching entry's location address L is the winning address that is driven as part of the SRAM address on the SADR[23:0] lines (see "SRAM Addressing" on page 99).



Figure 11-7. x72 Table with One Device

The SEARCH command is a pipelined operation and executes a SEARCH at half the rate of the frequency of CLK2X for 72-bit searches in x72-configured tables. The latency of SADR, CE_L, ALE_L, WE_L, SSV, and SSF from the 72-bit SEARCH command cycle (two CLK2X cycles) is shown in Table 11-10.

Table 11-10. The Latency of SEARCH from Instruction to SRAM Access Cycle

Number of devices	Max Table Size	Latency in CLK cycles
1 (TLSZ = 00)	64K x 72 bits	4
1–8 (TLSZ = 01)	512K x 72 bits	5
1–31 (TLSZ = 10)	1984K x 72 bits	6

The latency of a SEARCH from command to SRAM access cycle is 4 for a single device in the table and TLSZ = 00. In addition, SSV and SSF shift further to the right for different values of HLAT, as specified in Table 11-11.

Table 11-11. Shift OF SSF and SSV from SADR

HLAT	Number of CLK Cycles
000	0
001	1
010	2
011	3
100	4
101	5
110	6
111	7

11.8 72-bit SEARCH on Tables Configured as x72 Using up to Eight LNI7040 Devices

The hardware diagram of the search subsystem of eight devices is shown in Figure 11-8. The following are the parameters programmed into the eight devices.

- First seven devices (device 0–6): CFG = 0000000000000000, TLSZ = 01, HLAT = 010, LRAM = 0, and LDEV = 0.
- Eighth device (device 7): CFG = 0000000000000000, TLSZ = 01, HLAT = 010, LRAM = 1, and LDEV = 1.

Note. All eight devices must be programmed with the same values for TLSZ and HLAT. Only the last device in the table (device number 7 in this case) must be programmed with LRAM = 1 and LDEV = 1. All other upstream devices (devices 0 through 6 in this case) must be programmed with LRAM = 0 and LDEV = 0.

Figure 11-9 shows the timing diagram for a SEARCH command in the 72-bit-configured table of eight devices for device number 0. Figure 11-10 shows the timing diagram for a SEARCH command in the 72-bit-configured table of eighteight devices for device number 1. Figure 11-11 shows the timing diagram for a SEARCH command in the 72-bit-configured table of eight devices for device number 7 (the last device in this specific table). For these timing diagrams four 72-bit searches are performed sequentially. Hit/Miss assumptions were made as shown below in Table 11-12.

Table 11-12. Hit/Miss Assumption

Search Number	1	2	3	4
Device 0	Hit	Miss	Hit	Miss
Device 1	Miss	Hit	Hit	Miss
Device 2–6	Miss	Miss	Miss	Miss
Device 7	Miss	Miss	Hit	Hit



Figure 11-8. Hardware Diagram for a Table with Eight Devices



CFG = 0000000000000000, HLAT = 010, TLSZ = 01, LRAM = 0, LDEV = 0.
Note: |(LHI[6:0]) stands for the boolean 'OR' of the entire bus LHI[6:0].
Note: Each bit in LHO[1:0] is the same logical signal.

Figure 11-9. Timing Diagram for 72-bit SEARCH Device Number 0



CFG = 0000000000000000, HLAT = 010, TLSZ = 01, LRAM = 0, LDEV = 0.
Note: |(LHI[6:0]) stands for the boolean 'OR' of the entire bus LHI[6:0].
Note: Each bit in LHO[1:0] is the same logical signal.

Figure 11-10. Timing Diagram for 72-bit SEARCH Device Number 1



CFG = 0000000000000000, HLAT = 010, TLSZ = 01, LRAM = 1, LDEV = 1.
Note: |(LHI[6:0]) stands for the boolean 'OR' of the entire bus LHI[6:0].
Note: Each bit in LHO[1:0] is the same logical signal.

Figure 11-11. Timing Diagram for 72-bit SEARCH Device Number 7 (Last Device)

The following is the sequence of operation for a single 72-bit SEARCH command (also refer to "Command and Command Parameters," Subsection 11.2 on page 14).

- **Cycle A**: The host ASIC drives the CMDV high and applies SEARCH command code (10) to CMD[1:0] signals. {CMD[10],CMD[5:3]} signals must be driven with the index to the GMR pair for use in this SEARCH operation. CMD[8:6] signals must be driven with the same bits that will be driven on SADR[23:21] by this device if it has a hit. DQ[71:0] must be driven with the 72-bit data to be compared. The CMD[2] signal must be driven to logic 0.
- **Cycle B**: The host ASIC continues to drive the CMDV high and to apply SEARCH command (10) on CMD[1:0]. CMD[5:2] must be driven by the index of the comparand register pair for storing the 144-bit word presented on the DQ bus during cycles A

and B. CMD[8:6] signals must be driven with the index of the SSR that will be used for storing the address of the matching entry and hit flag (see page 8 for a description of SSR[0:7]). The DQ[71:0] continues to carry the 72-bit data to be compared.

Note. For 72-bit searches, the host ASIC must supply the same 72-bit data on DQ[71:0] during both cycles A and B, and the even and odd pairs of GMRs selected for the comparison must be programmed with the same value.

The logical 72-bit SEARCH operation is shown in Figure 11-12. The entire table with eight devices of 72-bit entries is compared to a 72-bit word K (presented on the DQ bus in both cycles A and B of the command) using the GMR and the local mask bits. The effective GMR is the 72-bit word specified by the identical value in both even and odd GMR pairs in each of the eight devices and selected by the GMR Index in the command's cycle A. The 72-bit word K (presented on the DQ bus in both cycles A and B of the command) is also stored in both even and odd comparand register pairs (selected by the Comparand Register Index in command cycle B) in each of the eight devices. In the x72 configuration, only the even comparand register can subsequently be used by the LEARN command in one of the devices (only the first non-full device). The word K (presented on the DQ bus in both cycles A and B of the command) is compared with each entry in the table starting at location 0. The first matching entry's location address L is the winning address that is driven as part of the SRAM address on the SADR[23:0] lines (see "SRAM Addressing" on page 99). The global winning device will drive the bus in a specific cycle. On a global miss cycle the device with LRAM = 1 (default driving device for the SRAM bus) and LDEV = 1 (default driving device for SSF and SSV signals) will be the default driver for such missed cycles.



Figure 11-12. x72 Table with Eight Devices

The SEARCH command is a pipelined operation and executes a search at half the rate of the frequency of CLK2X for 72-bit searches in x72-configured tables. The latency of SADR, CE_L, ALE_L, WE_L, SSV, and SSF from the 72-bit SEARCH command cycle (two CLK2X cycles) is shown in Table 11-13.

Table 11-13. The Latency of SEARCH from Instruction to SRAM Access Cycle

Number of Devices	Max Table Size	Latency in CLK Cycles
1 (TLSZ = 00)	64K x 72 bits	4
1–8 (TLSZ = 01)	512K x 72 bits	5
1–31 (TLSZ = 10)	1984K x 72 bits	6

The latency of the search from command to SRAM access cycle is 5 for up to eight devices in the table (TLSZ = 01). SSV and SSF also shift surther to the right for different values of HLAT, as specified in Table 11-14.

Table 11-14. Shift OF SSF and SSV from SADR

HLAT	Number of CLK Cycles
000	0
001	1
010	2
011	3
100	4
101	5
110	6
111	7

11.9 72-bit SEARCH on Tables Configured as x72 Using up to 31 LNI7040 Devices

The hardware diagram of the search subsystem of 31 devices is shown in Figure 11-13. Each of the four blocks in the diagram represents eight LNI7040 devices (except the last, which has seven devices). The diagram for a block of eight devices is shown in Figure 11-14. The following are the parameters programmed into the 31 devices.

- First thirty devices (devices 0–29): CFG = 0000000000000000, TLSZ = 10, HLAT = 001, LRAM = 0, and LDEV = 0.
- Thirty-first device (device 30): CFG = 0000000000000000, TLSZ = 10, HLAT = 001, LRAM = 1, and LDEV = 1.

Note. All 31 devices must be programmed with the same values for TLSZ and HLAT. Only the last device in the table must be programmed with LRAM = 1 and LDEV = 1 (device number 30 in this case). All other upstream devices must be programmed with LRAM = 0 and LDEV = 0 (devices 0 through 29 in this case).

The timing diagrams referred to in this paragraph reference the Hit/Miss assumptions defined in Table 11-15. For the purpose of illustrating the timings, it is further assumed that the there is only one device with a matching entry in each of the blocks. Figure 11-15 shows the timing diagram for a SEARCH command in the 72-bit-configured table of 31 devices for each of the eight devices in block 0. Figure 11-16 shows a timing diagram for a SEARCH command in the 72-bit-configured table of 31 devices for the all the devices in block number 1 (above the winning device in that block). Figure 11-17 shows the timing diagram for the globally winning device (defined as the final winner within its own and all blocks) in block number 1. Figure 11-18 shows the timing diagram for all the devices below the globally winning device in block number 1. Figure 11-19, Figure 11-20, and Figure 11-21 show the timing diagrams of the devices above the globally winning device, the globally winning device, and the devices below the globally winning device, respectively, for block number 2. Figure 11-22, Figure 11-23, Figure 11-24, and Figure 11-25 show the timing diagrams of the devices above globally winning device, the globally winning device, and the devices below the globally winning device except the last device (device 30), respectively, for block number 3.

The 72-bit SEARCH operation is pipelined and executes as follows. Four cycles from the SEARCH command, each of the devices knows the outcome internal to it for that operation. In the fifth cycle after the SEARCH command, the devices in a block arbitrate for a winner amongst them (a “block” being defined as less than or equal to eight devices resolving the winner within them using the LHI[6:0] and LHO[1:0] signalling mechanism). In the sixth cycle after the SEARCH command, the blocks (of devices) resolve the winning block through the BHI[2:0] and BHO[2:0] signalling mechanism. The winning device within the winning block is the global winning device for a SEARCH operation.

Table 11-15. Hit/Miss Assumption

Search Number	1	2	3	4
Block 0	Miss	Miss	Miss	Miss
Block 1	Miss	Miss	Hit	Miss
Block 2	Miss	Hit	Hit	Miss
Block 3	Hit	Hit	Miss	Miss



Figure 11-13. Hardware Diagram for a Table with 31 Devices



Figure 11-14. Hardware Diagram for a Block of up to Eight Devices



CFG = 0000000000000000, HLAT = 001, TLSZ = 10, LRAM = 0, LDEV = 0.
Note: |(BHI[2:0]) stands for the boolean 'OR' of the entire bus BHI[2:0].
Note: |(LHI[6:0]) stands for the boolean 'OR' for the entire bus LHI[6:0].
Note: Each bit in BHO[2:0] is the same logical signal.
Note: Each bit in LHO[1:0] is the same logical signal.

Figure 11-15. Timing Diagram for Each Device in Block Number 0 (Miss on Each Device)



CFG = 0000000000000000, HLAT = 001, TLSZ = 10, LRAM = 0, LDEV = 0.
Note: |(BHI[2:0)] stands for the boolean 'OR' of the entire bus BHI[2:0].
Note: |(LHI[6:0]) stands for the boolean 'OR' for the entire bus LHI[6:0].
Note: Each bit in BHO[2:0] is the same logical signal.
Note: Each bit in LHO[1:0] is the same logical signal.

Figure 11-16. Timing Diagram for Each Device Above the Winning Device in Block Number 1



CFG = 0000000000000000, HLAT = 001, TLSZ = 10, LRAM = 0, LDEV = 0.
Note: |(BHI[2:0]) stands for the boolean 'OR' of the entire bus BHI[2:0].
Note: |(LHI[6:0]) stands for the boolean 'OR' for the entire bus LHI[6:0].
Note: Each bit in BHO[2:0] is the same logical signal.
Note: Each bit in LHO[1:0] is the same logical signal.

Figure 11-17. Timing Diagram for Globally Winning Device in Block Number 1



CFG = 0000000000000000, HLAT = 001, TLSZ = 10, LRAM = 0, LDEV = 0.
Note: |(BHI[2:0]) stands for the boolean 'OR' of the entire bus BHI[2:0].
Note: |(LHI[6:0]) stands for the boolean 'OR' for the entire bus LHI[6:0].
Note: Each bit in BHO[2:0] is the same logical signal.
Note: Each bit in LHO[1:0] is the same logical signal.

Figure 11-18. Timing Diagram for Devices Below the Winning Device in Block Number 1



CFG = 0000000000000000, HLAT = 001, TLSZ = 10, LRAM = 0, LDEV = 0.
Note: |(BHI[2:0]) stands for the boolean 'OR' of the entire bus BHI[2:0].
Note: |(LHI[6:0]) stands for the boolean 'OR' for the entire bus LHI[6:0].
Note: Each bit in BHO[2:0] is the same logical signal.
Note: Each bit in LHO[1:0] is the same logical signal.

Figure 11-19. Timing Diagram for Devices Above the Winning Device in Block Number 2



CFG = 0000000000000000, HLAT = 001, TLSZ = 10, LRAM = 0, LDEV = 0.
Note: |(BHI[2:0]) stands for the boolean 'OR' of the entire bus BHI[2:0].
Note: |(LHI[6:0]) stands for the boolean 'OR' for the entire bus LHI[6:0].
Note: Each bit in BHO[2:0] is the same logical signal.
Note: Each bit in LHO[1:0] is the same logical signal.

Figure 11-20. Timing Diagram for Globally Winning Device in Block Number 2



CFG = 0000000000000000, HLAT = 001, TLSZ = 10, LRAM = 0, LDEV = 0.
Note: |(BHI[2:0]) stands for the boolean 'OR' of the entire bus BHI[2:0].
Note: |(LHI[6:0]) stands for the boolean 'OR' for the entire bus LHI[6:0].
Note: Each bit in BHO[2:0] is the same logical signal.
Note: Each bit in LHO[1:0] is the same logical signal.

Figure 11-21. Timing Diagram for Devices Below the Winning Device in Block Number 2



CFG = 0000000000000000, HLAT = 001, TLSZ = 10, LRAM = 0, LDEV = 0.
Note: |(BHI[2:0]) stands for the boolean 'OR' of the entire bus BHI[2:0].
Note: |(LHI[6:0]) stands for the boolean 'OR' for the entire bus LHI[6:0].
Note: Each bit in BHO[2:0] is the same logical signal.
Note: Each bit in LHO[1:0] is the same logical signal.

Figure 11-22. Timing Diagram for Devices Above the Winning Device in Block Number 3



CFG = 0000000000000000, HLAT = 001, TLSZ = 10, LRAM = 0, LDEV = 0.
Note: |(BHI[2:0]) stands for the boolean 'OR' of the entire bus BHI[2:0].
Note: |(LHI[6:0]) stands for the boolean 'OR' for the entire bus LHI[6:0].
Note: Each bit in BHO[2:0] is the same logical signal.
Note: Each bit in LHO[1:0] is the same logical signal.

Figure 11-23. Timing Diagram for Globally Winning Device in Block Number 3



CFG = 0000000000000000, HLAT = 001, TLSZ = 10, LRAM = 0, LDEV = 0.
Note: |(BHI[2:0]) stands for the boolean 'OR' of the entire bus BHI[2:0].
Note: |(LHI[6:0]) stands for the boolean 'OR' for the entire bus LHI[6:0].
Note: Each bit in BHO[2:0] is the same logical signal.
Note: Each bit in LHO[1:0] is the same logical signal.

Figure 11-24. Timing Diagram for Devices Below the Winning Device in Block Number 3 (Except the Last Device [Device 30])



CFG = 0000000000000000, HLAT = 001, TLSZ = 10, LRAM = 1, LDEV = 1.
Note: |(BHI[2:0)] stands for the boolean 'OR' of the entire bus BHI[2:0].
Note: |(LHI[6:0]) stands for the boolean 'OR' for the entire bus LHI[6:0].
Note: Each bit in BHO[2:0] is the same logical signal.
Note: Each bit in LHO[1:0] is the same logical signal.

Figure 11-25. Timing Diagram for Device Number 6 IN Block Number 3 (Device 30 in Depth-Cascaded Table)

The following is the sequence of operation for a single 72-bit SEARCH command (also refer to the "Command and Command Parameters," Subsection 11.2 on page 14).

- **Cycle A**: The host ASIC drives the CMDV high and applies SEARCH command code (10) on CMD[1:0] signals. {CMD[10],CMD[5:3]} signals must be driven with the index to the GMR pair for use in this SEARCH operation. CMD[8:6] signals must be driven with the same bits that will be driven on SADR[23:21] by this device if it has a hit. DQ[71:0] must be driven with the 72-bit data to be compared. The CMD[2] signal must be driven to a logic 0.
- **Cycle B**: The host ASIC continues to drive the CMDV high and applies SEARCH command (10) on CMD[1:0]. CMD[5:2] must be driven by the index of the comparand register pair for storing the 144-bit word presented on the DQ bus during cycles A and B. CMD[8:6] signals must be driven with the index of the SSR that will be used for storing the address of the matching entry and the hit flag (see page 8 for the description of SSR[0:7]). The DQ[71:0] continues to carry the 72-bit data to be compared.

Note. For 72-bit searches, the host ASIC must supply the same 72-bit data on DQ[71:0] during both cycles A and B and the even and odd pair of GMRs selected for the compare must be programmed with the same value.

The logical 72-bit SEARCH operation is shown in Figure 11-26. The entire table (31 devices of 72-bit entries) is compared to a 72-bit word K (presented on the DQ bus in both cycles A and B of the command) using the GMR and the local mask bits. The effective GMR is the 72-bit word specified by the identical value in both even and odd GMR pairs in each of the eight devices and selected by the GMR Index in the command's cycle A. The 72-bit word K (presented on the DQ bus in both cycles A and B of the command) is also stored in both even and odd comparand register pairs in each of the eight devices and selected by the Comparand Register Index in command's cycle B. In the x72 configuration, the even comparand register can be subsequently used by the LEARN command only in the first non-full device. The word K (presented on the DQ bus in both cycles A and B of the command) is compared with each entry in the table starting at location 0. The first matching entry's location address L is the winning address that is driven as part of the SRAM address on the SADR[23:0] lines (see "SRAM Addressing" on page 99). The global winning device will drive the bus in a specific cycle. On global miss cycles the device with LRAM = 1 and LDEV = 1 will be the default driver for such missed cycles.



Figure 11-26. x72 Table with 31 Devices

The SEARCH command is a pipelined operation and executes a search at half the rate of the frequency of CLK2X for 72-bit searches in x72-configured tables. The latency of SADR, CE_L, ALE_L, WE_L, SSV, and SSF from the 72-bit SEARCH command cycle (two CLK2X cycles) is shown in Table 11-16.

Table 11-16. The Latency of SEARCH from Instruction to SRAM Access Cycle

Number of Devices	Max Table Size	Latency in CLK Cycles
1 (TLSZ = 00)	64K x 72 bits	4
1–8 (TLSZ = 01)	512K x 72 bits	5
1–31 (TLSZ = 10)	1984K x 72 bits	6

For up to 31 devices in the table (TLSZ = 10), search latency from command to SRAM access cycle is 6. In addition, SSV and SSF shift further to the right for different values of HLAT, as specified in Table 11-17.

Table 11-17. Shift of SSF and SSV from SADR

HLAT	Number of CLK Cycles
000	0
001	1
010	2
011	3
100	4
101	5
110	6
111	7

11.10 144-bit SEARCH on Tables Configured as x144 Using a Single LNI7040 Device

Figure 11-27 shows the timing diagram for a SEARCH command in the 144-bit-configured table (CFG = 0101010101010101) consisting of a single device for one set of parameters: TLSZ = 00, HLAT = 001, LRAM = 1, and LDEV = 1. The hardware diagram for this search subsystem is shown in Figure 11-28.



Figure 11-27. Timing Diagram for 144-bit SEARCH (One Device)



Figure 11-28. Hardware Diagram for a Table With One Device

The following is the operation sequence for a single 144-bit SEARCH command (also refer to “Command and Command Parameters,” Subsection 11.2 on page 14).

- **Cycle A**: The host ASIC drives the CMDV high and applies SEARCH command code (10) to CMD[1:0] signals. {CMD[10],CMD[5:3]} signals must be driven with the index to the GMR pair for use in this SEARCH operation. CMD[8:6] signals must be driven with the same bits that will be driven on SADR[23:21] by this device if it has a hit. DQ[71:0] must be driven with the 72-bit data ([143:72]) to be compared against all even locations. The CMD[2] signal must be driven to logic 0.
- **Cycle B**: The host ASIC continues to drive the CMDV high and applies the command code of SEARCH command (10) on CMD[1:0]. CMD[5:2] must be driven by the index of the comparand register pair for storing the 144-bit word presented on the

DQ bus during cycles A and B. CMD[8:6] signals must be driven with the index of the SSR that will be used for storing the address of the matching entry and hit flag (see page 8 for the description of SSR[0:7]). The DQ[71:0] is driven with 72-bit data ([71:0]), compared to all odd locations.

Note. For 144-bit searches, the host ASIC must supply two distinct 72-bit data words on DQ[71:0] during cycles A and B. The even-numbered GMR of the pair specified by the GMR Index is used for masking the word in cycle A. The odd-numbered GMR of the pair specified by the GMR Index is used for masking the word in cycle B.

The logical 144-bit search operation is shown in Figure 11-29. The entire table of 144-bit entries is compared to a 144-bit word K (presented on the DQ bus in cycles A and B of the command) using the GMR and the local mask bits. The GMR is the 144-bit word specified by the even and odd global mask pair selected by the GMR Index in the command's cycle A. The 144-bit word K (presented on the DQ bus in cycles A and B of the command) is also stored in both even and odd comparand register pairs selected by the Comparand Register Index in the command's cycle B. The two comparand registers can subsequently be used by the LEARN command with the even comparand register stored in an even location, and the odd comparand register stored in an adjacent odd location. The word K (presented on the DQ bus in cycles A and B of the command) is compared with each entry in the table starting at location 0. The first matching entry's location address L is the winning address that is driven as part of the SRAM address on the SADR[23:0] lines (see "SRAM Addressing" on page 99). **Note**. The matching address is always going to an even address for a 144-bit SEARCH.



Figure 11-29. x144 Table with One Device

The SEARCH command is a pipelined operation that executes searches at half the rate of the frequency of CLK2X for 144-bit searches in x144-configured tables. The latency of SADR, CE_L, ALE_L, WE_L, SSV, and SSF from the 144-bit SEARCH command cycle (two CLK2X cycles) is shown in Table 11-18.

Table 11-18. The Latency of SEARCH from Instruction to SRAM Access Cycle

Number of Devices	Max Table Size	Latency in CLK Cycles
1 (TLSZ = 00)	32K x 144 bits	4
1–8 (TLSZ = 01)	256K x 144 bits	5
1–31 (TLSZ = 10)	992K x 144 bits	6

For a single device in the table with TLSZ = 00, the latency of the SEARCH from command to SRAM access cycle is 4. In addition, SSV and SSF shift further to the right for different values of HLAT, as specified in Table 11-19.

Table 11-19. Shift OF SSF and SSV from SADR

HLAT	Number of CLK Cycles
000	0
001	1
010	2
011	3
100	4
101	5
110	6
111	7

11.11 144-bit SEARCH on Tables Configured as x144 Using up to Eight LNI7040 Devices

The hardware diagram of the search subsystem of eight devices is shown in Figure 11-30. The following are parameters programmed into the eight devices.

- First seven devices (devices 0–6): CFG = 0101010101010101, TLSZ = 01, HLAT = 010, LRAM = 0, and LDEV = 0.
- Eighth device (device 7): CFG = 0101010101010101, TLSZ = 01, HLAT = 010, LRAM = 1, and LDEV = 1.

Note. All eight devices must be programmed with the same value of TLSZ and HLAT. Only the last device in the table must be programmed with LRAM = 1 and LDEV = 1 (device number 7 in this case). All other upstream devices must be programmed with LRAM = 0 and LDEV = 0 (devices 0 through 6 in this case).

Figure 11-31 shows the timing diagram for a SEARCH command in the 144-bit-configured table of eight devices for device 0. Figure 11-32 shows the timing diagram for a SEARCH command in the 144-bit-configured table consisting of eight devices for device number 1. Figure 11-33 shows the timing diagram for a SEARCH command in the 144-bit configured table consisting of eight devices for device number 7 (the last device in this specific table). For these timing diagrams, four 144-bit searches are performed sequentially, and the following Hit/Miss assumptions were made (see Table 11-20).

Table 11-20. Hit/Miss Assumption

Search Number	1	2	3	4
Device 0	Hit	Miss	Hit	Miss
Device 1	Miss	Hit	Hit	Miss
Device 2–6	Miss	Miss	Miss	Miss
Device 7	Miss	Miss	Hit	Hit



Figure 11-30. Hardware Diagram for a Table with Eight Devices



CFG = 0101010101010101, HLAT = 010, TLSZ = 01, LRAM = 0, LDEV = 0.
Note: |(LHI[6:0]) stands for the boolean 'OR' of the entire bus LHI[6:0].
Note: Each bit in LHO[1:0] is the same logical signal.

Figure 11-31. Timing Diagram for 144-bit SEARCH Device Number 0



CFG = 0101010101010101, HLAT = 010, TLSZ = 01, LRAM = 0, LDEV = 0.
Note: |(LHI[6:0]) stands for the boolean 'OR' of the entire bus LHI[6:0].
Note: Each bit in LHO[1:0] is the same logical signal.

Figure 11-32. Timing Diagram for 144-bit SEARCH Device Number 1



CFG = 0101010101010101, HLAT = 010, TLSZ = 01, LRAM = 1, LDEV = 1.
Note: |(LHI[6:0]) stands for the boolean 'OR' of the entire bus LHI[6:0].
Note: Each bit in LHO[1:0] is the same logical signal.

Figure 11-33. Timing Diagram for 144-bit SEARCH Device Number 7 (Last Device)

The following is the sequence of operation for a single 144-bit SEARCH command (also see Subsection 11.2, "Commands and Command Parameters" on page 14).

- **Cycle A**: The host ASIC drives CMDV high and applies SEARCH command code (10) on CMD[1:0] signals. {CMD[10],CMD[5:3]} signals must be driven with the index to the GMR pair for use in this SEARCH operation. CMD[8:6] signals must be driven with the same bits that will be driven by this device on SADR[23:21] if it has a hit. DQ[71:0] must be driven with the 72-bit data ([143:72]) in order to be compared against all even locations. The CMD[2] signal must be driven to a logic 0.
- **Cycle B**: The host ASIC continues to drive CMDV high and to apply the command code for SEARCH command (10) on CMD[1:0]. CMD[5:2] must be driven by the index of the comparand register pair for storing the 144-bit word presented on the DQ bus during cycles A and B. CMD[8:6] signals must be driven with the SSR index that will be used for storing the address

of the matching entry and the hit flag (see page 8 for the description of SSR[0:7]). The DQ[71:0] is driven with 72-bit data ([71:0]) compared against all odd locations.

The logical 144-bit search operation is shown in Figure 11-34. The entire table (eight devices of 144-bit entries) is compared to a 144-bit word K (presented on the DQ bus in cycles A and B of the command) using the GMR and local mask bits. The GMR is the 144-bit word specified by the even and odd global mask pair selected by the GMR Index in the command's cycle A.

The 144-bit word K (presented on the DQ bus in cycles A and B of the command) is also stored in the even and odd comparand registers specified by the Comparand Register Index in the command's cycle B. In x144 configurations, the even and odd comparand registers can subsequently be used by the LEARN command in only one of the devices (the first non-full device). The word K (presented on the DQ bus in cycles A and B of the command) is compared to each entry in the table starting at location 0. The first matching entry's location, address L, is the winning address that is driven as part of the SRAM address on the SADR[23:0] lines (see "SRAM Addressing" on page 99). The global winning device will drive the bus in a specific cycle. On global miss cycles the device with LRAM = 1 (the default driving device for the SRAM bus) and LDEV = 1 (the default driving device for SSF and SSV signals) will be the default driver for such missed cycles. **Note**. During 144-bit searches of 144-bit-configured tables, the search hit will always be at an even address.



Figure 11-34. x144 Table with Eight Devices

The SEARCH command is a pipelined operation and executes a search at half the rate of the frequency of CLK2X for 144-bit searches in x144-configured tables. The latency of SADR, CE_L, ALE_L, WE_L, SSV, and SSF from the 144-bit SEARCH command cycle (two CLK2X cycles) is shown in Table 11-21.

Table 11-21. SEARCH Latency from Instruction to SRAM Access Cycle

Number of Devices	Max Table Size	Latency in CLK Cycles
1 (TLSZ = 00)	32K x 144 bits	4
1–8 (TLSZ = 01)	256K x 144 bits	5
1–31 (TLSZ = 10)	992K x 144 bits	6

For one to eight devices in the table and TLSZ = 01, the latency of a SEARCH from command to SRAM access cycle is 5. In addition, SSV and SSF shift further to the right for different values of HLAT as specified in Table 11-22.

Table 11-22. Shift OF SSF and SSV from SADR

HLAT	Number of CLK Cycles
000	0
001	1
010	2
011	3
100	4
101	5
110	6
111	7

12.0 144-bit SEARCH on Tables Configured as x144 Using up to 31 LNI7040 Devices

The hardware diagram of the search subsystem of 31 devices is shown in Figure 12-1. Each of the four blocks in the diagram represents a block of eight LNI7040 devices (except the last, which has seven devices).The diagram for a block of eight devices is shown in Figure 12-2. Following are the parameters programmed into the 31 devices.

- First thirty devices (devices 0–29): CFG = 0101010101010101, TLSZ = 10, HLAT = 001, LRAM = 0, and LDEV = 0.
- Thirty-first device (device 30): CFG = 0101010101010101, TLSZ = 10, HLAT = 001, LRAM = 1, and LDEV = 1.

Note. All 31 devices must be programmed with the same value of TLSZ and HLAT. Only the last device in the table must be programmed with LRAM = 1 and LDEV = 1 (device number 30 in this case). All other upstream devices must be programmed with LRAM = 0 and LDEV = 0 (devices 0 through 29 in this case).

The timing diagrams referred to in this paragraph reference the Hit/Miss assumptions defined in Table 12-1. For the purpose of illustrating timings, it is further assumed that the there is only one device with a matching entry in each of the blocks. Figure 12-3 shows the timing diagram for a SEARCH command in the 144-bit-configured table (31 devices) for each of the eight devices in block number 0. Figure 12-4 shows the timing diagram for SEARCH command in the 72-bit-configured table (31 devices) for all the devices in block number 1 above the winning device in that block. Figure 12-5 shows the timing diagram for the globally winning device (the final winner within its own block and all blocks) in block number 1. Figure 12-6 shows the timing diagram for all the devices below the globally winning device in block number 1. Figure 12-7, Figure 12-8, and Figure 12-9 respectively show the timing diagrams of the devices above globally winning device, the globally winning device and devices below the globally winning device for block number 2. Figure 12-10, Figure 12-11, Figure 12-12, and Figure 12-13 respectively show the timing diagrams of the devices above the globally winning device, the globally winning device, and devices below the globally winning device except the last device (device 30), and the last device (device 30) for block number 3.

The 144-bit SEARCH operation is pipelined and executes as follows. Four cycles from the SEARCH command, each of the devices knows the outcome internal to it for that operation. In the fifth cycle after the SEARCH command, the devices in a block (being less than or equal to eight devices resolving the winner within them using the LHI[6:0] and LHO[1:0] signalling mechanism) arbitrate for a winner amongst them. In the sixth cycle after the SEARCH command, the blocks (of devices) resolve the winning block through the BHI[2:0] and BHO[2:0] signalling mechanism. The winning device in the winning block is the global winning device for a SEARCH operation.

Table 12-1. Hit/Miss Assumption

Search Number	1	2	3	4
Block 0	Miss	Miss	Miss	Miss
Block 1	Miss	Miss	Hit	Miss
Block 2	Miss	Hit	Hit	Miss
Block 3	Hit	Hit	Miss	Miss



Figure 12-1. Hardware Diagram for a Table with 31 Devices



Figure 12-2. Hardware Diagram for a Block of up to Eight Devices



CFG = 0101010101010101, HLAT = 001, TLSZ = 10, LRAM = 0, LDEV = 0.
Note: |(BHI[2:0]) stands for the boolean 'OR' of the entire bus BHI[2:0].
Note: |(LHI[6:0]) stands for the boolean 'OR' for the entire bus LHI[6:0].
Note: Each bit in BHO[2:0] is the same logical signal.
Note: Each bit in LHO[1:0] is the same logical signal.

Figure 12-3. Timing Diagram for Each Device in Block Number 0 (Miss on Each Device)



Figure 12-4. Timing Diagram for Each Device Above the Winning Device in Block Number 1



CFG = 0101010101010101, HLAT = 001, TLSZ = 10, LRAM = 0, LDEV = 0.
Note: |(BHI[2:0]) stands for the boolean 'OR' of the entire bus BHI[2:0].
Note: |(LHI[6:0]) stands for the boolean 'OR' for the entire bus LHI[6:0].
Note: Each bit in BHO[2:0] is the same logical signal.
Note: Each bit in LHO[1:0] is the same logical signal.

Figure 12-5. Timing Diagram for Globally Winning Device in Block Number 1



CFG = 0101010101010101, HLAT = 001, TLSZ = 10, LRAM = 0, LDEV = 0.
Note: |(BHI[2:0] stands for the boolean 'OR' of the entire bus BHI[2:0].
Note: |(LHI(6:0) stands for the boolean 'OR' for the entire bus LHI[6:0].
Note: Each bit in BHO[2:0] is the same logical signal.
Note: Each bit in LHO[1:0] is the same logical signal.

Figure 12-6. Timing Diagram for Devices Below the Winning Device in Block Number 1



CFG = 0101010101010101, HLAT = 001, TLSZ = 10, LRAM = 0, LDEV = 0.
Note: |(BHI[2:0]) stands for the boolean 'OR' of the entire bus BHI[2:0].
Note: |(LHI[6:0]) stands for the boolean 'OR' for the entire bus LHI[6:0].
Note: Each bit in BHO[2:0] is the same logical signal.
Note: Each bit in LHO[1:0] is the same logical signal.

Figure 12-7. Timing Diagram for Devices Above the Winning Device in Block Number 2



CFG = 0101010101010101, HLAT = 001, TLSZ = 10, LRAM = 0, LDEV = 0.
Note: |(BHI[2:0]) stands for the boolean 'OR' of the entire bus BHI[2:0].
Note: |(LHI[6:0]) stands for the boolean 'OR' for the entire bus LHI[6:0].
Note: Each bit in BHO[2:0] is the same logical signal.
Note: Each bit in LHO[1:0] is the same logical signal.

Figure 12-8. Timing Diagram for Globally Winning Device in Block Number 2



CFG = 0101010101010101, HLAT = 001, TLSZ = 10, LRAM = 0, LDEV = 0.
Note: |(BHI[2:0]) stands for the boolean 'OR' of the entire bus BHI[2:0].
Note: |(LHI[6:0]) stands for the boolean 'OR' for the entire bus LHI[6:0].
Note: Each bit in BHO[2:0] is the same logical signal.
Note: Each bit in LHO[1:0] is the same logical signal.

Figure 12-9. Timing Diagram for Devices Below the Winning Device in Block Number 2



CFG = 0101010101010101, HLAT = 001, TLSZ = 10, LRAM = 0, LDEV = 0.
Note: |(BHI[2:0]) stands for the boolean 'OR' of the entire bus BHI[2:0].
Note: |(LHI[6:0]) stands for the boolean 'OR' for the entire bus LHI[6:0].
Note: Each bit in BHO[2:0] is the same logical signal.
Note: Each bit in LHO[1:0] is the same logical signal.

Figure 12-10. Timing Diagram for Devices Above the Winning Device in Block Number 3



CFG = 0101010101010101, HLAT = 001, TLSZ = 10, LRAM = 0, LDEV = 0.
Note: |(BHI[2:0]) stands for the boolean 'OR' of the entire bus BHI[2:0].
Note: |(LHI[6:0]) stands for the boolean 'OR' for the entire bus LHI[6:0].
Note: Each bit in BHO[2:0] is the same logical signal.
Note: Each bit in LHO[1:0] is the same logical signal.

Figure 12-11. Timing Diagram for Globally Winning Device in Block Number 3



CFG = 0101010101010101, HLAT = 001, TLSZ = 10, LRAM = 0, LDEV = 0.
Note: |(BHI[2:0]) stands for the boolean 'OR' of the entire bus BHI[2:0].
Note: |(LHI[6:0]) stands for the boolean 'OR' for the entire bus LHI[6:0].
Note: Each bit in BHO[2:0] is the same logical signal.
Note: Each bit in LHO[1:0] is the same logical signal.

Figure 12-12. Timing Diagram for Devices Below the Winning Device in Block Number 3 except Device 30 (the Last Device)



CFG = 0101010101010101, HLAT = 001, TLSZ = 10, LRAM = 1, LDEV = 1.
Note: |(BHI[2:0)] stands for the boolean 'OR' of the entire bus BHI[2:0].
Note: |(LHI[6:0]) stands for the boolean 'OR' for the entire bus LHI[6:0].
Note: Each bit in BHO[2:0] is the same logical signal.
Note: Each bit in LHO[1:0] is the same logical signal.

Figure 12-13. Timing Diagram for Device Number 6 in Block Number 3 (Device 30 in Depth-Cascaded Table)

The following is the sequence of operation for a single 144-bit SEARCH command (also refer to "Command and Command Parameters," Subsection 11.2 on page 14).

- **Cycle A**: The host ASIC drives the CMDV high and applies SEARCH command code (10) on CMD[1:0] signals. {CMD[10],CMD[5:3]} signals must be driven with the index to the GMR pair for use in this SEARCH operation. CMD[8:6] signals must be driven with the bits that will be driven on SADR[23:21] by this device if it has a hit. DQ[71:0] must be driven with the 72-bit data ([143:72]) in order to be compared against all even locations. The CMD[2] signal must be driven to logic 0.

- **Cycle B**: The host ASIC continues to drive the CMDV high and to apply SEARCH command code (10) on CMD[1:0]. CMD[5:2] must be driven by the index of the comparand register pair for storing the 144-bit word presented on the DQ bus during cycles A and B. CMD[8:6] signals must be driven with the index of the SSR that will be used for storing the address of the matching entry and the hit flag (see page 8 for the description of SSR[0:7]). The DQ[71:0] is driven with 72-bit data ([71:0])to be compared against all odd locations.

The logical 144-bit search operation is as shown in the following Figure 12-14. The entire table of 31 devices (consisting of 144-bit entries) is compared against a 144-bit word K that is presented on the DQ bus in cycles A and B of the command using the GMR and local mask bits. The GMR is the 144-bit word specified by the even and odd global mask pair selected by the GMR Index in the command's cycle A.

The 144-bit word K that is presented on the DQ bus in cycles A and B of the command is also stored in the even and odd comparand registers specified by the Comparand Register Index in the command's cycle B. In x144 configurations, the even and odd comparand registers can subsequently be used by the LEARN command in only the first non-full device. **Note**. The LEARN command is supported for only one of the blocks consisting of up to eight devices in a depth-cascaded table of more than one block. The word K that is presented on the DQ bus in cycles A and B of the command is compared with each entry in the table starting at location 0. The first matching entry's location address L is the winning address that is driven as part of the SRAM address on the SADR[23:0] lines (see Section 14.0, "SRAM Addressing" on page 99). The global winning device will drive the bus in a specific cycle. On global miss cycles the device with LRAM = 1 (the default driving device for the SRAM bus) and LDEV = 1 (the default driving device for SSF and SSV signals) will be the default driver for such missed cycles. **Note**. During 144-bit searches of 144-bit-configured tables, the search hit will always be at an even address.



Figure 12-14. x144 Table with 31 Devices

The SEARCH command is a pipelined operation. It executes a search at half the rate of the frequency of CLK2X for 144-bit searches in x144-configured tables. The latency of SADR, CE_L, ALE_L, WE_L, SSV, and SSF from the 144-bit SEARCH command cycle (two CLK2X cycles) is shown in Table 12-2.

Table 12-2. The Latency of SEARCH from Instruction to SRAM Access Cycle

Number of Devices	Max Table Size	Latency in CLK Cycles
1 (TLSZ = 00)	32K x 144 bits	4
1–8 (TLSZ = 01)	256K x 144 bits	5
1–31 (TLSZ = 10)	992K x 144 bits	6

The latency of a search from command to the SRAM access cycle is 6 for 1–31 devices in the table and where TLSZ = 10. In addition, SSV and SSF shift further to the right for different values of HLAT, as specified in Table 12-3.

Table 12-3. Shift OF SSF and SSV from SADR

HLAT	Number of CLK Cycles
000	0
001	1
010	2
011	3
100	4
101	5
110	6
111	7

12.1 288-bit SEARCH on Tables Configured as x288 Using a Single LNI7040 Device

Figure 12-15 shows the timing diagram for a SEARCH command in the 288-bit-configured table (CFG = 1010101010101010) consisting of a single device for one set of parameters: TLSZ = 00, HLAT = 001, LRAM = 1, and LDEV = 1. The hardware diagram for this search subsystem is shown in Figure 12-16.



Figure 12-15. Timing Diagram for 288-bit SEARCH (One Device)



Figure 12-16. Hardware Diagram for a Table with One Device

The following is the sequence of operation for a single 144-bit SEARCH command (also refer to Subsection 11.2, “Commands and Command Parameters” on page 14).

- **Cycle A**: The host ASIC drives the CMDV high and applies SEARCH command code (10) on CMD[1:0] signals. {CMD[10],CMD[5:3]} signals must be driven with the index to the GMR pair used for bits [287:144] of the data being searched. DQ[71:0] must be driven with the 72-bit data ([287:216]) to be compared to all locations 0 in the four 72-bits-word page. The CMD[2] signal must be driven to logic 1. **Note**. CMD[2] = 1 signals that the SEARCH is a x288-bit search. CMD[8:3] in this cycle is ignored.
- **Cycle B**: The host ASIC continues to drive the CMDV high and continues to apply the command code of SEARCH command (10) on CMD[1:0]. The DQ[71:0] is driven with the 72-bit data ([215:144]) to be compared to all locations 1 in the four 72-bits-word page.
- **Cycle C**: The host ASIC drives the CMDV high and applies SEARCH command code (10) on CMD[1:0] signals. {CMD[10],CMD[5:3]} signals must be driven with the index to the GMR pair used for bits [143:0] of the data being searched. CMD[8:6] signals must be driven with the bits that will be driven on SADR[23:21] by this device if it has a hit. DQ[71:0] must be driven with the 72-bit data ([143:72]) to be compared to all locations 2 in the four 72-bits-word page. The CMD[2] signal must be driven to logic 0.
- **Cycle D**: The host ASIC continues to drive the CMDV high and applies SEARCH command code (10) on CMD[1:0]. CMD[8:6] signals must be driven with the index of the SSR that will be used for storing the address of the matching entry and the hit flag (see page 8 for the description of SSR[0:7]). The DQ[71:0] is driven with the 72-bit data ([71:0]) to be compared to all locations 3 in the four 72-bits-word page. CMD[5:2] is ignored because the LEARN instruction is not supported for x288 tables.

Note. For 288-bit searches, the host ASIC must supply four distinct 72-bit data words on DQ[71:0] during cycles A, B, C, and D. The GMR index in cycle A selects a pair of GMRs that apply to DQ data in cycles A and B. The GMR index in cycle C selects a pair of GMRs that apply to DQ data in cycles C and D.

The logical 288-bit SEARCH operation is shown in Figure 12-17. The entire table of 288-bit entries is compared to a 288-bit word K that is presented on the DQ bus in cycles A, B, C, and D of the command using the GMR and local mask bits. The GMR is the 288-bit word specified by the two pairs of GMRs selected by the GMR Indexes in the command’s cycles A and C. The 288-bit word K that is presented on the DQ bus in cycles A, B, C and D of the command is compared with each entry in the table starting at location 0. The first matching entry’s location address L is the winning address that is driven as part of the SRAM address on SADR[23:0] lines (see “SRAM Addressing” on page 99). **Note**. The matching address is always going to be location 0 in a four-entry page for a 288-bit SEARCH (two LSBs of the matching index will be 00).



Figure 12-17. x288 Table with One Device

The SEARCH command is a pipelined operation and executes at one-fourth the rate of the frequency of CLK2X for 288-bit searches in x288-configured tables. The latency of SADR, CE_L, ALE_L, WE_L, SSV, and SSF from the 288-bit SEARCH command (measured in CLK cycles) from the CLK2X cycle that contains the C and D cycles is shown in Table 12-4.

Table 12-4. The Latency of SEARCH from Cycles C and D to SRAM Access Cycle

Number of Devices	Max Table Size	Latency in CLK Cycles
1 (TLSZ = 00)	16K x 288 bits	4
1–8 (TLSZ = 01)	128K x 288 bits	5
1–31 (TLSZ = 10)	496K x 288 bits	6

The latency of a SEARCH from command to SRAM access cycle is 4 for only a single device in the table and TLSZ = 00. In addition, SSV and SSF shift further to the right for different values of HLAT, as specified in Table 12-5.

Table 12-5. Shift OF SSF and SSV from SADR

HLAT	Number of CLK Cycles
000	0
001	1
010	2
011	3
100	4
101	5
110	6
111	7

12.2 288-bit SEARCH on Tables Configured as x288 Using up to Eight LNI7040 Devices

The hardware diagram of the search subsystem of eight devices is shown in Figure 12-18. The following are the parameters programmed in the eight devices.

- First seven devices (devices 0–6): CFG = 1010101010101010, TLSZ = 01, HLAT = 000, LRAM = 0, and LDEV = 0.
- Eighth device (device 7): CFG = 1010101010101010, TLSZ = 01, HLAT = 000, LRAM = 1, and LDEV = 1.

Note. All eight devices must be programmed with the same value of TLSZ and HLAT. Only the last device in the table must be programmed with LRAM = 1 and LDEV = 1 (device number 7 in this case). All other upstream devices must be programmed with LRAM = 0 and LDEV = 0 (devices 0 through 6 in this case).

Figure 12-19 shows the timing diagram for a SEARCH command in the 288-bit-configured table of eight devices for device number 0. Figure 12-20 shows the timing diagram for a SEARCH command in the 288-bit-configured table of eight devices for device number 1. Figure 12-21 shows the timing diagram for a SEARCH command in the 288-bit-configured table of eight devices for device number 7 (the last device in this specific table). For these timing diagrams three 288-bit searches are performed sequentially. The following Hit/Miss assumptions were made as shown in Table 12-6.

Table 12-6. Hit/Miss Assumption

Search Number	1	2	3
Device 0	Hit	Miss	Miss
Device 1	Miss	Hit	Miss
Device 2–6	Miss	Miss	Miss
Device 7	Miss	Miss	Miss



Figure 12-18. Hardware Diagram for a Table with Eight Devices



CFG = 1010101010101010, HLAT = 000, TLSZ = 01, LRAM = 0, LDEV = 0.
Note: |(LHI[6:0]) stands for the boolean 'OR' of the entire bus LHI[6:0].
Note: Each bit in LHO[1:0] is the same logical signal.

Figure 12-19. Timing Diagram for 288-bit SEARCH Device Number 0



CFG = 1010101010101010, HLAT = 000, TLSZ = 01, LRAM = 0, LDEV = 0.
Note: |(LHI[6:0]) stands for the boolean 'OR' of the entire bus LHI[6:0].
Note: Each bit in LHO[1:0] is the same logical signal.

Figure 12-20. Timing Diagram for 288-bit SEARCH Device Number 1



CFG = 1010101010101010, HLAT = 000, TLSZ = 01, LRAM = 1, LDEV = 1.
Note: |(LHI[6:0]) stands for the boolean 'OR' of the entire bus LHI[6:0].
Note: Each bit in LHO[1:0] is the same logical signal.

Figure 12-21. Timing Diagram for 288-bit SEARCH Device Number 7 (Last Device)

The following is the sequence of operation for a single 288-bit SEARCH command (also see "Commands and Command Parameters" on page 14).

- **Cycle A**: The host ASIC drives the CMDV high and applies SEARCH command code (10) on CMD[1:0] signals. {CMD[10],CMD[5:3]} signals must be driven with the index to the GMR pair used for bits [287:144] of the data being searched in this operation. DQ[71:0] must be driven with the 72-bit data ([287:216]) to be compared against all locations 0 in the four-word 72-bit page. The CMD[2] signal must be driven to logic 1. **Note**. CMD[2] = 1 signals that the search is a 288-bit search. CMD[8:3] in this cycle is ignored.
- **Cycle B**: The host ASIC continues to drive the CMDV high and applies SEARCH command code (10) on CMD[1:0]. The DQ[71:0] is driven with the 72-bit data ([215:144]) to be compared against all locations 1 in the four 72-bits-word page.

- **Cycle C**: The host ASIC drives the CMDV high and applies SEARCH command code (10) on CMD[1:0] signals. {CMD[10],CMD[5:3]} signals must be driven with the index to the GMR pair used for bits [143:0] of the data being searched. CMD[8:6] signals must be driven with the bits that will be driven on SADR[23:21] by this device if it has a hit. DQ[71:0] must be driven with the 72-bit data ([143:72]) to be compared against all locations 2 in the four 72-bits-word page. The CMD[2] signal must be driven to logic 0.
- **Cycle D**: The host ASIC continues to drive the CMDV high and applies SEARCH command code (10) on CMD[1:0]. CMD[8:6] signals must be driven with the index of the SSR that will be used for storing the address of the matching entry and the hit flag (see page 8 for the description of SSR[0:7]). The DQ[71:0] is driven with the 72-bit data ([71:0]) to be compared to all locations 3 in the four 72-bits-word page. CMD[5:2] is ignored because the LEARN instruction is not supported for x288 tables.

Note. For 288-bit searches, the host ASIC must supply four distinct 72-bit data words on DQ[71:0] during cycles A, B, C, and D. The GMR index in cycle A selects a pair of GMRs in each of the eight devices that apply to DQ data in cycles A and B. The GMR index in cycle C selects a pair of GMRs in each of the eight devices that apply to DQ data in cycles C and D.

The logical 288-bit SEARCH operation is shown in Figure 12-22. The entire table of 288-bit entries is compared to a 288-bit word K that is presented on the DQ bus in cycles A, B, C, and D of the command using the GMR and the local mask bits. The GMR is the 288-bit word specified by the two pairs of GMRs selected by the GMR Indexes in the command's cycles A and C in each of the eight devices. The 288-bit word K that is presented on the DQ bus in cycles A, B, C, and D of the command is compared to each entry in the table starting at location 0. The first matching entry's location address L is the winning address that is driven as part of the SRAM address on the SADR[23:0] lines (see "SRAM Addressing" on page 99). **Note**. The matching address is always going to be a location 0 in a four-entry page for 288-bit SEARCH (two LSBs of the matching index will be 00).



Figure 12-22. x288 Table with Eight Devices

The SEARCH command is a pipelined operation and executes search at one-fourth the rate of the frequency of CLK2X for 288-bit searches in x288-configured tables. The latency of SADR, CE_L, ALE_L, WE_L, SSV, and SSF from the 288-bit SEARCH command (measured in CLK cycles) from the CLK2X cycle that contains the C and D cycles is shown in Table 12-7.

Table 12-7. The Latency of SEARCH from Cycles C and D to SRAM Access Cycle

Number of Devices	Max Table Size	Latency in CLK Cycles
1 (TLSZ = 00)	16K x 288 bits	4
1–8 (TLSZ = 01)	128K x 288 bits	5
1–31 (TLSZ = 10)	496K x 288 bits	6

The latency of search from command to SRAM access cycle is 5 for only a single device in the table and TLSZ = 01. In addition, SSV and SSF shift further to the right for different values of HLAT, as specified in Table 12-8.

Table 12-8. Shift OF SSF and SSV from SADR

HLAT	Number of CLK Cycles
000	0
001	1
010	2
011	3
100	4
101	5
110	6
111	7

12.3 288-bit SEARCH on Tables Configured as x288 Using up to 31 LNI7040 Devices

The hardware diagram of the search subsystem of 31 devices is shown in Figure 12-23. Each of the four blocks in the diagram represents a block of eight LNI7040 devices, except the last which has seven devices.The diagram for a block of eight devices is shown in Figure 12-24. The following are the parameters programmed into the 31 devices.

- First thirty devices (devices 0–29): CFG = 1010101010101010, TLSZ = 10, HLAT = 000, LRAM = 0, and LDEV = 0.
- Thirty-first device (device 30): CFG = 1010101010101010, TLSZ = 10, HLAT = 000, LRAM = 1, and LDEV = 1.

Note. All 31 devices must be programmed with the same value of TLSZ and HLAT. Only the last device in the table must be programmed with LRAM = 1 and LDEV = 1 (device number 30 in this case). All other upstream devices must be programmed with LRAM = 0 and LDEV = 0 (devices 0 through 29 in this case).

The timing diagrams referred to in this paragraph reference the Hit/Miss assumptions defined in Table 12-9. For the purpose of illustrating the timings, it is further assumed that there is only one device with the matching entry in each block. Figure 12-25 shows the timing diagram for a SEARCH command in the 288-bit-configured table consisting of 31 devices for each of the eight devices in block number 0. Figure 12-26 shows the timing diagram for a SEARCH command in the 288-bit-configured table of 31 devices for all devices above the winning device in block number 1. Figure 12-27 shows the timing diagram for the globally winning device (the final winner within its own and all blocks) in block number 1. Figure 12-28 shows the timing diagram for all the devices below the globally winning device in block number 1. Figure 12-29, Figure 12-30, and Figure 12-31, respectively, show the timing diagrams of the devices above the globally winning device, the globally winning device, and the devices below the globally winning device for block number 2. Figure 12-32, Figure 12-33, Figure , and Figure 12-35, respectively, show the timing diagrams of the device above the globally winning device, the globally winning device, the devices below the globally winning device (except device 30), and last device (device 30) for block number 3.

The 288-bit SEARCH operation is pipelined and executes as follows. Four cycles from the last cycle of the SEARCH command each of the devices knows the outcome internal to it for that operation. In the fifth cycle from the SEARCH command, the devices in a block (which is less than or equal to eight devices resolving the winner within them using an LHI[6:0] and LHO[1:0] signalling mechanism) arbitrate for a winner. In the sixth cycle after the SEARCH command, the blocks of devices resolve the winning block through a BHI[2:0] and BHO[2:0] signalling mechanism. The winning device within the winning block is the global winning device for the SEARCH operation.

Table 12-9. Hit/Miss Assumption

Search Number	1	2	3
Block 0	Miss	Miss	Miss
Block 1	Miss	Miss	Hit
Block 2	Miss	Hit	Hit
Block 3	Hit	Hit	Miss



Figure 12-23. Hardware Diagram for a Table with 31 Devices



Figure 12-24. Hardware Diagram for a Block of up to Eight Devices



CFG = 1010101010101010, HLAT = 000, TLSZ = 10, LRAM = 0, LDEV = 0.
Note: |(BHI[2:0]) stands for the boolean 'OR' of the entire bus BHI[2:0].
Note: |(LHI[6:0]) stands for the boolean 'OR' for the entire bus LHI[6:0].
Note: Each bit in BHO[2:0] is the same logical signal.
Note: Each bit in LHO[1:0] is the same logical signal.

Figure 12-25. Timing Diagram for Each Device in Block Number 0 (Miss on Each Device)



CFG = 1010101010101010, HLAT = 000, TLSZ = 10, LRAM = 0, LDEV = 0.
Note: |(BHI[2:0]) stands for the boolean 'OR' of the entire bus BHI[2:0].
Note: |(LHI[6:0]) stands for the boolean 'OR' for the entire bus LHI[6:0].
Note: Each bit in BHO[2:0] is the same logical signal.
Note: Each bit in LHO[1:0] is the same logical signal.

Figure 12-26. Timing Diagram for Each Device Above the Winning Device in Block Number 1



CFG = 1010101010101010, HLAT = 000, TLSZ = 10, LRAM = 0, LDEV = 0.
Note: |(BHI[2:0]) stands for the boolean 'OR' of the entire bus BHI[2:0].
Note: |(LHI[6:0]) stands for the boolean 'OR' for the entire bus LHI[6:0].
Note: Each bit in BHO[2:0] is the same logical signal.
Note: Each bit in LHO[1:0] is the same logical signal.

Figure 12-27. Timing Diagram for Globally Winning Device in Block Number 1



CFG = 1010101010101010, HLAT = 000, TLSZ = 10, LRAM = 0, LDEV = 0.
Note: |(BHI[2:0]) stands for the boolean 'OR' of the entire bus BHI[2:0].
Note: |(LHI[6:0]) stands for the boolean 'OR' for the entire bus LHI[6:0].
Note: Each bit in BHO[2:0] is the same logical signal.
Note: Each bit in LHO[1:0] is the same logical signal.

Figure 12-28. Timing Diagram for Devices Below the Winning Device in Block Number 1



CFG = 1010101010101010, HLAT = 000, TLSZ = 10, LRAM = 0, LDEV = 0.
Note: |(BHI[2:0]) stands for the boolean 'OR' of the entire bus BHI[2:0].
Note: |(LHI[6:0]) stands for the boolean 'OR' for the entire bus LHI[6:0].
Note: Each bit in BHO[2:0] is the same logical signal.
Note: Each bit in LHO[1:0] is the same logical signal.

Figure 12-29. Timing Diagram for Devices Above the Winning Device in Block Number 2



CFG = 1010101010101010, HLAT = 000, TLSZ = 10, LRAM = 0, LDEV = 0.
Note: |(BHI[2:0]) stands for the boolean 'OR' of the entire bus BHI[2:0].
Note: |(LHI[6:0]) stands for the boolean 'OR' for the entire bus LHI[6:0].
Note: Each bit in BHO[2:0] is the same logical signal.
Note: Each bit in LHO[1:0] is the same logical signal.

Figure 12-30. Timing Diagram for Globally Winning Device in Block Number 2



CFG = 1010101010101010, HLAT = 000, TLSZ = 10, LRAM = 0, LDEV = 0.
Note: |(BHI[2:0]) stands for the boolean 'OR' of the entire bus BHI[2:0].
Note: |(LHI[6:0]) stands for the boolean 'OR' for the entire bus LHI[6:0].
Note: Each bit in BHO[2:0] is the same logical signal.
Note: Each bit in LHO[1:0] is the same logical signal.

Figure 12-31. Timing Diagram for Devices Below the Winning Device in Block Number 2



CFG = 1010101010101010, HLAT = 000, TLSZ = 10, LRAM = 0, LDEV = 0.
Note: |(BHI[2:0]) stands for the boolean 'OR' of the entire bus BHI[2:0].
Note: |(LHI[6:0]) stands for the boolean 'OR' for the entire bus LHI[6:0].
Note: Each bit in BHO[2:0] is the same logical signal.
Note: Each bit in LHO[1:0] is the same logical signal.

Figure 12-32. Timing Diagram for Devices Above the Winning Device in Block Number 3



CFG = 1010101010101010, HLAT = 000, TLSZ = 10, LRAM = 0, LDEV = 0.
Note: |(BHI[2:0]) stands for the boolean 'OR' of the entire bus BHI[2:0].
Note: |(LHI[6:0]) stands for the boolean 'OR' for the entire bus LHI[6:0].
Note: Each bit in BHO[2:0] is the same logical signal.
Note: Each bit in LHO[1:0] is the same logical signal.

Figure 12-33. Timing Diagram for Globally Winning Device in Block Number 3



CFG = 1010101010101010, HLAT = 000, TLSZ = 10, LRAM = 0, LDEV = 0.
Note: |(BHI[2:0]) stands for the boolean 'OR' of the entire bus BHI[2:0]
Note: |(LHI[6:0]) stands for the boolean 'OR' for the entire bus LHI[6:0]
Note: Each bit in BHO[2:0] is the same logical signal.
Note: Each bit in LHO[1:0] is the same logical signal.

Figure 12-34. Timing Diagram for Devices Below the Winning Device in Block Number 3 except Device 30 (the Last Device)



Figure 12-35. Timing Diagram of the Last Device in Block Number 3 (Device 30 in the Table)

The following is the sequence of operation for a single 288-bit SEARCH command (also refer to Subsection 11.2, "Commands and Command Parameters" on page 14).

- **Cycle A**: The host ASIC drives the CMDV high and applies SEARCH command code (10) on CMD[1:0] signals. {CMD[10],CMD[5:3]} signals must be driven with the index to the GMR pair used for bits [287:144] of the data being searched. DQ[71:0] must be driven with the 72-bit data ([287:216])to be compared to all locations 0 in the four 72-bits-word page. The CMD[2] signal must be driven to logic 1. **Note**. CMD[2] = 1 signals that the search is a x288-bit search. CMD[8:6] is ignored in this cycle.
- **Cycle B**: The host ASIC continues to drive the CMDV high and applies SEARCH command (10) on CMD[1:0]. The DQ[71:0] is driven with the 72-bit data ([215:144]) to be compared to all locations 1 in the four 72-bits-word page.

- **Cycle C**: The host ASIC drives the CMDV high and applies SEARCH command code (10) on CMD[1:0] signals. {CMD[10],CMD[5:3]} signals must be driven with the index to the GMR pair used for the bits [143:0] of the data being searched. CMD[8:6] signals must be driven with the bits that will be driven by this device on SADR[23:21] if it has a hit. DQ[71:0] must be driven with the 72-bit data ([143:72]) to be compared to all locations 2 in the four 72-bits-word page. The CMD[2] signal must be driven to logic 0.
- **Cycle B**: The host ASIC continues to drive the CMDV high and continues to apply SEARCH command code (10) on CMD[1:0]. CMD[8:6] signals must be driven with the index of the SSR that will be used for storing the address of the matching entry and the hit flag (see page 8 for a description of SSR[0:7]). The DQ[71:0] is driven with the 72-bit data ([71:0]) to be compared to all locations 3 in the four 72-bits-word page. CMD[5:2] is ignored because the LEARN instruction is not supported for x288 tables.

Note. For 288-bit searches, the host ASIC must supply four distinct 72-bit data words on DQ[71:0] during cycles A, B, C, and D. The GMR Index in cycle A selects a pair of GMRs in each of the 31 devices that apply to DQ data in cycles A and B. The GMR Index in cycle C selects a pair of GMRs in each of the 31 devices that apply to DQ data in cycles C and D.

The logical 288-bit SEARCH operation is as shown in Figure 12-36. The entire table of 288-bit entries is compared to a 288-bit word K that is presented on the DQ bus in cycles A, B, C, and D of the command using the GMR and local mask bits. The GMR is the 288-bit word specified by the two pairs of GMRs selected by the GMR Indexes in the command's cycles A and C in each of the 31 devices. The 288-bit word K that is presented on the DQ bus in cycles A, B, C, and D of the command is compared to each entry in the table starting at location 0. The first matching entry's location address L is the winning address that is driven as part of the SRAM address on the SADR[23:0] lines (see see "SRAM Addressing" on page 99). **Note**. The matching address is always going to be location 0 in a four-entry page for 288-bit search (two LSBs of the matching index will be 00).



Figure 12-36. x288 Table with 31 Devices

The SEARCH command is a pipelined operation and executes a search at one-fourth the rate of the frequency of CLK2X for 288-bit searches in x288-configured tables. The latency of SADR, CE_L, ALE_L, WE_L, SSV, and SSF from the 288-bit SEARCH command (measured in CLK cycles) from the CLK2X cycle that contains the C and D cycles is shown in Table 12-10.

Table 12-10. The Latency of SEARCH from Cycles C and D to SRAM Access Cycle

Number of Devices	Max Table Size	Latency in CLK Cycles
1 (TLSZ = 00)	16K x 288 bits	4
1–8 (TLSZ = 01)	128K x 288 bits	5
1–31 (TLSZ = 10)	496K x 288 bits	6

The latency of a SEARCH from command to SRAM access cycle is 6 for only a single device in the table and TLSZ = 10. In addition, SSV and SSF shift further to the right for different values of HLAT, as specified in Table 12-11.

Table 12-11. Shift OF SSF and SSV from SADR

HLAT	Number of CLK Cycles
000	0
001	1
010	2
011	3
100	4
101	5
110	6
111	7

12.4 Mixed-Size Searches on Tables Configured with Different Widths Using an LNI7040 with CFG_L LOW

This subsection will cover mixed searches (x72, x144 and x288) with tables of different widths (x72, x144, x288). The sample operation shown is for a single device with CFG = 1010010100000000 containing three tables of x72, x144, and x288 widths. The operation can be generalized to a block of 8–31 devices using four blocks; the timing and the pipeline operation is the same as described previously for fixed searches on a table of one-width-size.

Figure 12-37 shows three sequential searches: first, a 72-bit search on the table configured as x72, then a 144-bit search on a table configured as x144, and finally a 288-bit search on the table configured as x288 bits that each results in a hit. **Note**. The DQ[71:70] will be 00 in each of the two A and B cycles of the x72-bit search (Search1). DQ[71:70] is 01 in each of the A and B cycles of the x144-bit search (Search2). DQ[71:70] is 10 in each of the A, B, C, and D cycles of the x288-bit search (Search 3). By having table designation bits, the LNI7040 enables the creation of many tables in a bank of NSEs of different widths.

Figure 12-38 shows the sample table. Two bits in each 72-bit entry will need to designated as the table number bits. One example choice can be the 00 values for the table configured as x72, 01 values for tables configured as x144, and 10 values for tables configured as x288. For the above explanation, it is further assumed that bits [71:70] for each entry will be designed as such table designation bits.



CFG = 1010101010101010, HLAT = 010, TLSZ = 00, LRAM = 1, LDEV = 1.

Figure 12-37. Timing Diagram for Mixed SEARCH (One Device)



CFG = 10 10 01 01 00 00 00 00.

Figure 12-38. Multiwidth Configurations Example

12.5 Mixed-Size Searches on Tables Configured to Different Widths Using an LNI7040 with CFG_L HIGH

This subsection will cover the mixed-size searches (x72, x144 and x288) with tables of different widths (x72, x144, x288) with CFG_L set high. The previous subsection described searches on tables of different widths using table designation bits in the data array. This can be wasteful of the bits in the data array. In order to avoid the waste of these bits and yet support up to three tables of x72, x144 and x288, the CMD[2] and CMD[9] (in CFG_L high mode) in cycle A of the command can be used as shown in Table 12-12.

Table 12-12. Searches with CFG_L Set High

CMD[9]	CMD[2]	SEARCH
0	0	Search 72-bit-configured partitions only.
1	0	Search 144-bit-configured partitions only.
X	1	Cycles A and B for searching 288-bit-configured partitions.
X	0	Cycles C and D for searching 288-bit-configured partitions.

12.6 LRAM and LDEV Description

When NSEs are cascaded using multiple LNI7040s, the SADR, CE_L, and WE_L (3-state signals) are all tied together. In order to eliminate external pull-up and pull downs, one device in a bank is designated as the default driver. For non-SEARCH or non-LEARN cycles (see Subsection 12.7, “LEARN Command” on page 92) or search cycles with a global miss, the SADR, CE_L, and WE_L signals are driven by the device with the LRAM bit set. It is important that only one device in a bank of NSEs that are cascaded have this bit set. Failure to do so will cause contention on SADR, CE_L, WE_L and can potentially cause damage to the device(s).

Similarly, when NSEs using multiple LNI7040s are cascaded, SSF and SSV (also 3-state signals) are tied together. In order to eliminate external pull-up and pull downs, one device in a bank is designated as the default driver. For non-SEARCH cycles or SEARCH cycles with a global miss the SSF and SSV signals are driven by the device with the LDEV bit set. It is important that only one device in a bank of NSEs that are cascaded together have this bit set. Failure to do so will cause contention on SSV and SSF and can potentially cause damage to the device(s).

12.7 LEARN Command

Bit[0] of each 72-bit data location specifies whether an entry in the database is occupied. If all the entries in a device are occupied, the device asserts FULO signal to inform the downstream devices that it is full. The result of this communication between depth-cascaded devices determines the global FULL signal for the entire table. The FULL signal in the last device determines the fullness of the depth-cascaded table.

The device contains 16 pairs of internal, 72-bit-wide comparand registers that store the comparands as the device executes searches. On a miss by the SEARCH signalled to ASIC through the SSV and SSF signals (SSV = 1, SSF = 0), the host ASIC can apply the LEARN command to learn the entry from a comparand register to the next-free location (see Subsection 8.8, “NFA Register” on page 11). The NFA updates to the next-free location following each WRITE or LEARN command.

In a depth-cascaded table, only a single device will learn the entry through the application of a LEARN instruction. The determination of which device is going to learn is based on the FULI and FULO signalling between the devices. The first non-full device learns the entry by storing the contents of the specified comparand registers to the location(s) pointed to by NFA.

In a x72-configured table the LEARN command writes a single 72-bit location. In a x144-configured table the LEARN command writes the next even and odd 72-bit locations. In 144-bit mode, bit[0] of the even and odd 72-bit locations is 0, which indicates that they are cascaded empty, or 1, which indicates that they are occupied.

The global FULL signal indicates to the table controller (the host ASIC) that all entries within a block are occupied and that no more entries can be learned. The LNI7040 updates the signal after each WRITE or LEARN command to a data array. The LEARN command generates a WRITE cycle to the external SRAM, also using the NFA register as part of the SRAM address (see Section 14.0, “SRAM Addressing” on page 99).

The LEARN command is supported on a single block containing up to eight devices if the table is configured either as a x72 or a x144. The LEARN command is not supported for x288-configured tables.

LEARN is a pipelined operation and lasts for two CLK cycles, as shown in Figure 12-39 where TLSZ = 00, and Figure 12-40 and Figure 12-41 where TLSZ = 01. Figure 12-40 and Figure 12-41 assume that the device performing the LEARN operation is not the last device in the table and has its LRAM bit set to 0. **Note**. The OE_L for the device with the LRAM bit set goes high for two cycles for each LEARN (one during the SRAM WRITE cycle, and one the cycle before). The latency of the SRAM WRITE cycle from the second cycle of the instruction is shown in Table 12-13.



TLSZ = 00, LRAM = 1, LDEV = 1.

Figure 12-39. Timing Diagram of LEARN (TLSZ = 00)



TLSZ = 01, LRAM = 0, LDEV = 0.

Figure 12-40. Timing Diagram of LEARN (Except on the Last Device [TLSZ = 01])



Figure 12-41. Timing Diagram of LEARN on Device Number 7 (TLSZ = 01)

Table 12-13. Latency of SRAM WRITE Cycle from Second Cycle of LEARN Instruction

Number of Devices	Latency in CLK Cycles
1 (TLSZ = 00)	4
1–8 (TLSZ = 01)	5
1–31 (TLSZ = 10)	6

The LEARN operation lasts two CLK cycles. The sequence of operation is as follows.

- **Cycle 1A**: The host ASIC applies the LEARN instruction on CMD[1:0] using CMDV = 1. The CMD[5:2] field specifies the index of the comparand register pair that will be written in the data array in the 144-bit-configured table. For a LEARN in a 72-bit-configured table, the even-numbered comparand specified by this index will be written. CMD[8:6] carries the bits that will be driven on SADR[23:21] in the SRAM WRITE cycle.

- **Cycle 1B**: The host ASIC continues to drive the CMDV to 1, the CMD[1:0] to 11, and the CMD[5:2] with the comparand pair index. CMD[6] must be set to 0 if the LEARN is being performed on a 72-bit-configured table, and to 1 if the LEARN is being performed on a 144-bit-configured table.
- **Cycle 2**: The host ASIC drives the CMDV to 0.

At the end of cycle 2, a new instruction can begin. The latency of the SRAM WRITE is the same as the search to the SRAM READ cycle. It is measured from the second cycle of the LEARN instruction.

13.0 Depth-Cascading

The NSE application can depth-cascade the devices to various table sizes of different widths (72 bits, 144 bits, or 288 bits). The devices perform all the necessary arbitration to decide which device will drive the SRAM bus. The latency of the searches increases as the table size increases; the SEARCH rate remains constant.

13.1 Depth-Cascading up to Eight Devices (One Block)

Figure 13-1 shows how up to eight devices can be cascaded to form 512K x 72, 256K x 144, or 128K x 288 tables. It also shows the interconnection between the devices for depth-cascading. Each NSE asserts the LHO[1] and LHO[0] signals to inform downstream devices of its result. The LHI[6:0] signals for a device are connected to LHO signals of the upstream devices. The host ASIC must program the TLSZ to 01 for each of up to eight devices in a block. Only a single device drives the SRAM bus in any single cycle.



Figure 13-1. Depth-Cascading to Form a Single Block

13.2 Depth-Cascading up to 31 Devices (Four Blocks)

Figure 13-2 shows how to cascade up to four blocks. Each block contains up to eight LNI7040 devices except the last, and the interconnection within each was shown in the previous subsection with the cascading of up to eight devices in a block. **Note**. The interconnection between blocks for depth-cascading is important. For each search, a block asserts BHO[2], BHO[1], and BHO[0]. The BHO[2:0] signals for a block are the signals taken only from the last device in the block. For all other devices within that block, these signals stay open and floating. The host ASIC must program the table size (TLSZ) field to 10 in each of the devices for cascading up to 31 devices (in up to four blocks).



Figure 13-2. Depth-Cascading Four Blocks

13.3 Depth-Cascading for a FULL Signal

Bit[0] of each of the 72-bit entries is designated as a special bit (1 = occupied; 0 = empty). For each LEARN or PIO WRITE to the data array, each device asserts FULO[1] and FULO[0] if it does not have any empty locations within it (see Figure 13-3). Each device combines the FULO signals from the devices above it with its own full status to generate a FULL signal that gives the full status of the table up to the device asserting the FULL signal. Figure 13-3 shows the hardware connection diagram for generating the FULL signal that goes back to the ASIC. In a depth-cascaded block of up to eight devices, the FULL signal from the last device should be fed back to the ASIC controller to indicate the fullness of the table. The FULL signal of the other devices should be left open. **Note**. The LEARN instruction is supported for only up to eight devices, whereas FULL cascading is allowed only for one block in tables containing more than eight devices. In tables for which a LEARN instruction is not going to be used, the bit[0] of each 72-bit entry should always be set to 1.



Figure 13-3. FULL Generation in a Cascaded Table

14.0 SRAM Addressing

Table 14-1 describes the commands used to generate addresses on the SRAM address bus. The index [15:0] field contains the address of a 72-bit entry that results in a hit in 72-bit-configured quadrant. It is the address of the 72-bit entry that lies at the 144-bit page, and the 288-bit page boundaries in 144-bit- and 288-bit-configured quadrants, respectively.

Section 8.0, “Registers” on page 6 of this specification, describes the NFA and SSR registers. ADR[15:0] contains the address supplied on the DQ bus during PIO access to the LNI7040. Command bits 8, 7, and 6 {CMD[8:6]} are passed from the command to the SRAM address bus. See Section 11.0, “Commands” on page 13, for more information. ID[4:0] is the ID of the device driving the SRAM bus (see Section 19.0, “Pinout Descriptions and Package Diagrams” on page 121, for more information).

14.1 Generating an SRAM BUS Address

Table 14-1. SRAM Address

Command	SRAM Operation	23	22	21	[20:16]	[15:0]
SEARCH	READ	C8	C7	C6	ID[4:0]	Index[15:0]
LEARN	WRITE	C8	C7	C6	ID[4:0]	NFA[15:0]
PIO READ	READ	C8	C7	C6	ID[4:0]	ADR15:0]
PIO WRITE	WRITE	C8	C7	C6	ID[4:0]	ADR[15:0]
Indirect Access	WRITE/READ	C8	C7	C6	ID[4:0]	SSR[15:0]

14.2 SRAM PIO Access

The remainder of Section 14.0 describes SRAM READ and SRAM WRITE operations.

SRAM READ enables READ access to the off-chip SRAM containing associative data. The latency from the issuance of the READ instruction to the address appearing on the SRAM bus is the same as the latency of the SEARCH instruction and will be depend on the value programmed for the TLSZ parameter in the device configuration register. The latency of the ACK from the READ instruction is the same as the latency of the SEARCH instruction to the SRAM address plus the HLAT programmed in the configuration register. **Note**. SRAM READ is a blocking operation—no new instruction can begin until the ACK is returned by the selected device performing the access.

SRAM WRITE enables WRITE access to the off-chip SRAM containing associative data. The latency from the second cycle of the WRITE instruction to the address appearing on the SRAM bus is the same as the latency of the SEARCH instruction and will depend on the TLSZ value parameter programmed in the device configuration register. **Note**. SRAM WRITE is a pipelined operation—new instruction can begin right after the previous command has ended.

14.3 SRAM READ with a Table of One Device

SRAM READ enables READ access to the off-chip SRAM containing associative data. The latency from the issuance of the READ instruction to the address appearing on the SRAM bus is the same as the latency of the SEARCH instruction and will depend on the TLSZ value parameter programmed in the device configuration register. The latency of the ACK from the READ instruction is the same as the latency of the SEARCH instruction to the SRAM address plus the HLAT programmed in the configuration register. The following explains the SRAM READ operation in a table with only one device that has the following parameters: TLSZ = 00, HLAT = 000, LRAM = 1, and LDEV = 1. Figure 14-1 shows the associated timing diagram. For the following description, the selected device refers to the only device in the table because it is the only device to be accessed.

- **Cycle 1A**: The host ASIC applies the READ instruction on the CMD[1:0] using CMDV = 1. The DQ bus supplies the address, with DQ[20:19] set to 10, to select the SRAM address. The host ASIC selects the device for which the ID[4:0] matches the DQ[25:21] lines. During this cycle, the host ASIC also supplies SADR[23:21] on CMD[8:6].
- **Cycle 1B**: The host ASIC continues to apply the READ instruction on the CMD[1:0] using CMDV = 1. The DQ bus supplies the address with DQ[20:19] set to 10 to select the SRAM address.
- **Cycle 2**: The host ASIC floats DQ[71:0] to a 3-state condition.
- **Cycle 3**: The host ASIC keeps DQ[71:0] in a 3-state condition.
- **Cycle 4**: The selected device starts to drive DQ[71:0] and drives ACK from high-Z to low.
- **Cycle 5**: The selected device drives the READ address on SADR[23:0]; it also drives ACK high, CE_L low, and ALE_L low.
- **Cycle 6**: The selected device drives CE_L high, ALE_L high, the SADR bus, the DQ bus in a 3-state condition, and ACK low.

At the end of cycle 6, the selected device floats ACK in a 3-state condition, and a new command can begin.



Figure 14-1. SRAM READ Access (TLSZ = 00, HLAT = 000, LRAM = 1, LDEV = 1)

14.4 SRAM READ with a Table of up to Eight Devices

The following explains the SRAM READ operation completed through a table of up to eight devices using the following parameters: TLSZ = 01. Figure 14-2 diagrams a block of eight devices. The following assumes that SRAM access is successfully achieved through LNI7040 device number 0. Figure 14-3 and Figure 14-4 show timing diagrams for device number 0 and device number 7, respectively.

- **Cycle 1A**: The host ASIC applies the READ instruction on CMD[1:0] using CMDV = 1. The DQ bus supplies the address, with DQ[20:19] set to 10, to select the SRAM address. The host ASIC selects the device for which ID[4:0] matches the DQ[25:21] lines. During this cycle the host ASIC also supplies SADR[23:21] on CMD[8:6].
- **Cycle 1B**: The host ASIC continues to apply the READ instruction on CMD[1:0] using CMDV = 1. The DQ bus supplies the address, with DQ[20:19] set to 10 to select the SRAM address.
- **Cycle 2**: The host ASIC floats DQ[71:0] to a 3-state condition.
- **Cycle 3**: The host ASIC keeps DQ[71:0] in a 3-state condition.
- **Cycle 4**: The selected device starts to drive DQ[71:0].
- **Cycle 5**: The selected device continues to drive DQ[71:0] and drives ACK from high-Z to low.
- **Cycle 6**: The selected device drives the READ address on SADR[23:0]. It also drives ACK high, CE_L low, WE_L high, and ALE_L low.
- **Cycle 7**: The selected device drives CE_L , ALE_L, WE_L, and DQ bus in a 3-state condition. It continues to drive ACK low.

At the end of cycle 7, the selected device floats ACK in 3-state condition and a new command can begin.



Figure 14-2. Table of a Block of Eight Devices



Figure 14-3. SRAM READ Through Device Number 0 in a Block of Eight Devices



TLSZ = 01, HLAT = 000, LRAM = 1, LDEV = 1.

Figure 14-4. SRAM READ Timing for Device Number 7 in a Block of Eight Devices

14.5 SRAM READ with a Table of up to 31 Devices

The following explains the SRAM READ operation accomplished through a table of up to 31 devices, using the following parameters: TLSZ = 10. The diagram of such a table is shown in Figure 14-5. The following assumes that SRAM access is being accomplished through LNI7040 device number 0, that device number 0 is the selected device. Figure 14-6 and Figure 14-7 show the timing diagrams for device number 0 and device number 30, respectively.

- **Cycle 1A**: The host ASIC applies the READ instruction to CMD[1:0] using CMDV = 1. The DQ bus supplies the address, with DQ[20:19] set to 10, to select the SRAM address. The host ASIC selects the device for which the ID[4:0] matches the DQ[25:21] lines. During this cycle, the host ASIC also supplies SADR[23:21] on CMD[8:6].
- **Cycle 1B**: The host ASIC continues to apply the READ instruction to CMD[1:0] using CMDV = 1. The DQ bus supplies the address, with DQ[20:19] set to 10, to select the SRAM address.
- **Cycle 2**: The host ASIC floats DQ[71:0] to a 3-state condition.
- **Cycle 3**: The host ASIC keeps DQ[71:0] in a 3-state condition.
- **Cycle 4**: The selected device starts to drive DQ[71:0].
- **Cycles 5 to 6**: The selected device continues to drive DQ[71:0].
- **Cycle 7**: The selected device continues to drive DQ[71:0] and drives an SRAM READ cycle.
- **Cycle 8**: The selected device drives ACL from Z to low.
- **Cycle 9**: The selected device drives ACK to high.
- **Cycle 10**: The selected device drives ACK from high to low.

At the end of cycle 10, the selected device floats ACL in a 3-state condition.



Figure 14-5. Table of 31 Devices Made of Four Blocks



Figure 14-6. SRAM READ Through Device Number 0 in a Block of 31 Devices (Device Number 0 Timing)



TLSZ = 10, HLAT = 010, LRAM = 1, LDEV = 1.

Figure 14-7. SRAM READ Through Device Number 0 in a Block of 31 Devices (Device Number 30 Timing)

14.6 SRAM WRITE with a Table of One Device

SRAM WRITE enables WRITE access to the off-chip SRAM that contains associative data. The latency from the second cycle of the WRITE instruction to the address appearing on the SRAM bus is the same as the latency of the SEARCH instruction, and will depend on the TLSZ value parameter programmed in the device configuration register. The following explains the SRAM WRITE operation accomplished with a table of only one device of the following parameters: TLSZ = 00, HLAT = 000, LRAM = 1, and LDEV = 1. Figure 14-8 shows the timing diagram. For the following description the selected device refers to the only device in the table as it is the only device that will be accessed.

- **Cycle 1A**: The host ASIC applies the WRITE instruction on CMD[1:0] using CMDV = 1. The DQ bus supplies the address with DQ[20:19] set to 10 to select the SRAM address. The host ASIC selects the device for which the ID[4:0] matches the DQ[25:21] lines. The host ASIC also supplies SADR[23:21] on CMD[8:6] in this cycle. **Note**. CMD[2] must be set to 0 for SRAM WRITE because burst WRITEs into the SRAM are not supported.
- **Cycle 1B**: The host ASIC continues to apply the WRITE instruction on CMD[1:0], using CMDV = 1. The DQ bus supplies the address with DQ[20:19] set to 10 to select the SRAM address. **Note**. CMD[2] must be set to 0 for SRAM WRITE because burst WRITEs into the SRAM are not supported.
- **Cycle 2**: The host ASIC continues to drive DQ[71:0]. The data in this cycle is not used by the LNI7040 device.
- **Cycle 3**: The host ASIC continues to drive DQ[71:0]. The data in this cycle is not used by the LNI7040 device.

At the end of cycle 3, a new command can begin. The WRITE is a pipelined operation. The WRITE cycle appears at the SRAM bus, however, with the same latency as that of a SEARCH instruction, as measured from the second cycle of the WRITE command.



TLSZ = 00, HLAT = 000, LRAM = 1, LDEV = 1.

Figure 14-8. SRAM WRITE Access (TLSZ = 00, HLAT = 000, LRAM = 1, LDEV = 1)

14.7 SRAM WRITE with a Table of up to Eight Devices

The following explains the SRAM WRITE operation done through a table(s) of up to eight devices with the following parameters (TLSZ = 01). The diagram of such a table is shown in Figure 14-9. The following assumes that SRAM access is done through LNI7040 device number 0. Figure 14-10 and Figure 14-11 show the timing diagram for device number 0 and device number 7, respectively.

- **Cycle 1A**: The host ASIC applies the WRITE instruction on CMD[1:0] using CMDV = 1. The DQ bus supplies the address with DQ[20:19] set to 10 to select the SRAM address. The host ASIC selects the device for which the ID[4:0] matches the DQ[25:21] lines. The host ASIC also supplies SADR[23:21] on CMD[8:6] in this cycle. **Note**. CMD[2] must be set to 0 for SRAM WRITE because burst WRITEs into the SRAM are not supported.
- **Cycle 1B**: The host ASIC continues to apply the WRITE instruction on CMD[1:0] using CMDV = 1. The DQ bus supplies the address with DQ[20:19] set to 10 to select the SRAM address. **Note**. CMD[2] must be set to 0 for SRAM WRITE because burst WRITEs into the SRAM are not supported.
- **Cycle 2**: The host ASIC continues to drive DQ[71:0]. The data in this cycle is not used by the LNI7040 device.
- **Cycle 3**: The host ASIC continues to drive DQ[71:0]. The data in this cycle is not used by the LNI7040 device.

At the end of cycle 3, a new command can begin. The WRITE is a pipelined operation. The WRITE cycle appears at the SRAM bus, however, with the same latency as that of a SEARCH instruction, as measured from the second cycle of the WRITE command.



Figure 14-9. Table of a Block of Eight Devices



Figure 14-10. SRAM WRITE Through Device Number 0 in a Block of Eight Devices



Figure 14-11. SRAM WRITE Timing for Device Number 7 in a Block of Eight Devices

14.8 SRAM WRITE with Table(s) of up to 31 Devices

The following explains the SRAM WRITE operation done through a table(s) of up to 31 devices with the following parameters (TLSZ = 10). The diagram of such table(s) is shown in Figure 14-12. The following assumes that SRAM access is done through LNI7040 device number 0—device 0 is the selected device. Figure 14-13 and Figure 14-14 show the timing diagram for device number 0 and device number 30, respectively.

- **Cycle 1A**: The host ASIC applies the WRITE instruction on CMD[1:0] using CMDV = 1. The DQ bus supplies the address with DQ[20:19] set to 10 to select the SRAM address. The host ASIC selects the device for which the ID[4:0] matches the DQ[25:21] lines. The host ASIC also supplies SADR[23:21] on CMD[8:6] in this cycle. **Note**. CMD[2] must be set to 0 for SRAM WRITE because burst WRITEs into the SRAM are not supported.
- **Cycle 1B**: The host ASIC continues to apply the WRITE instruction on CMD[1:0] using CMDV = 1. The DQ bus supplies the address with DQ[20:19] set to 10 to select the SRAM address. **Note**. CMD[2] must be set to 0 for SRAM WRITE because burst WRITEs into the SRAM are not supported.
- **Cycle 2**: The host ASIC continues to drive DQ[71:0]. The data in this cycle is not used by the LNI7040 device.
- **Cycle 3**: The host ASIC continues to drive DQ[71:0]. The data in this cycle is not used by the LNI7040 device.

At the end of cycle 3, a new command can begin. The WRITE is a pipelined operation. The WRITE cycle appears at the SRAM bus, however, with the same latency as that of a SEARCH instruction, as measured from the second cycle of the WRITE command.



Figure 14-12. Table of 31 Devices (Four Blocks)



TLSZ = 10, HLAT = XXX, LRAM = 0, LDEV = 0.

Figure 14-13. SRAM WRITE Through Device Number 0 in a Bank of 31 Devices (Device 0 Timing)



Figure 14-14. SRAM WRITE Through Device Number 0 in a Bank of 31 LNI7040 Devices (Device Number 30 Timing)

15.0 Application

Figure 15-1 shows how a NSE subsystem can be formed using a host ASIC and an LNI7040 bank. It also shows how this NSE subsystem is integrated in a switch or router. The LNI7040 can access synchronous and asynchronous SRAMs by allowing the host ASIC to set the same HLAT parameter in all NSEs within a bank of NSEs.



Figure 15-1. Sample Switch/Router Using the LNI7040 Device

16.0 JTAG (1149.1) Testing

The LNI7040 supports the Test Access Port and Boundary Scan Architecture as specified in the IEEE JTAG standard number 1149.1. The pin interface to the chip consists of five signals with the standard definitions: TCK, TMS, TDI, TDO, and TRST_L. Table 16-1 describes the operations that the test access port controller supports, and Table 16-2 describes the TAP Device ID Register. **Note**. To disable JTAG functionality, connect the TCK, TMS and TDI pins to ground, and TRST_L to V_{DD}.

Table 16-1. Supported Operations

Instruction	Type	Description
SAMPLE/PRELOAD	Mandatory	**Sample/Preload**. This operation loads the values of signals going to and from I/O pins into the boundary scan shift register to provide a snapshot of the normal functional operation.
EXTEST	Mandatory	**External Test**. This operation uses boundary scan values shifted in from TAP to test connectivity external to the device.
INTEST	Optional	**Internal Test**. This operation allows slow-speed functional testing of the device using the boundary scan register to provide I/O values.

Table 16-2. TAP Device ID Register

Field	Range	Initial Value	Description
Revision	[31:28]	0001	**Revision number**. This is the current device revision number. Numbers start from 1 and increment by 1 for each revision of the device.
Part Number	[27:12]	0000 0000 0000 0100	This is the part number for the device.
MFID	[11:1]	000_1101_1100	**Manufacturer ID**. This field is the same as the manufacturer ID used in the TAP controller.
LSB	[0]	1	Least significant bit.

17.0 Electrical Specifications

This section describes the electrical specifications, capacitance, operating conditions, DC characteristics, and AC timing parameters for the LNI7040, as shown in Table 17-1 and Table 17-2.

Table 17-1. DC Electrical Characteristics for LNI7040

Symbol	Parameter	Conditions	Min	Max	Unit
I_{LI}	Input leakage current	V_{DDQ} = V_{DDQ} Max, V_{IN}= 0 to V_{DDQ} Max	-10	10	µA
I_{LO}	Output leakage current	V_{DDQ} = V_{DDQ} Max, V_{IN}=0 to V_{DDQ} Max	-10	10	µA
V_{IL}	Input low voltage (V_{DDQ} = 3.3V)		-0.3	0.8	V
V_{IH}	Input high voltage (V_{DDQ} = 3.3V)		2.0	V_{DDQ} + 0.3	V
V_{IL}	Input low voltage (V_{DDQ} = 2.5V)		-0.3	0.7	V
V_{IH}	Input high voltage (V_{DDQ} = 2.5V)		1.7	V_{DDQ} + 0.3	V
V_{IL}	Input low voltage (V_{DDQ} = 1.8)		-0.3	0.35 x V_{DDQ}	V
V_{IH}	Input high voltage (V_{DDQ} = 1.8V)		0.7 x V_{DDQ}	V_{DDQ} + 0.3	V
V_{OL}	Output low voltage (V_{DDQ} = 3.3V)	V_{DDQ} = V_{DDQ} Min, I_{OL} = 16mA		0.4	V
V_{OH}	Output high voltage (V_{DDQ} = 3.3V)	V_{DDQ} = V_{DDQ} Min, I_{OH} = 8mA	2.4		V
V_{OL}	Output low voltage (V_{DDQ} = 2.5V)	V_{DDQ} = V_{DDQ} Min, I_{OL} = 8mA		0.4	V
V_{OH}	Output high voltage (V_{DDQ} = 2.5V)	V_{DDQ} = V_{DDQ} Min, I_{OH} = 8mA	2.0		V
V_{OL}	Output low voltage (V_{DDQ} = 1.8V)	V_{DDQ} = V_{DDQ} Min, I_{OL} = 8mA		0.45	V
V_{OH}	Output high voltage (V_{DDQ} = 1.8V)	V_{DDQ} = V_{DDQ} Min, I_{OH} = 8mA	V_{DD} - 0.45		V
I_{DD2}	3.3V supply current at V_{DD} Max	100 MHz search rate, I_{OUT} = 0mA		350	mA
I_{DD2}	3.3V supply current at V_{DD} Max	83 MHz search rate, I_{OUT} = 0mA		300	mA
I_{DD2}	3.3V supply current at V_{DD} Max	66 MHz search rate, I_{OUT} = 0mA		240	mA
I_{DD2}	2.5V supply current at V_{DD} Max	100 MHz search rate, I_{OUT} = 0mA		350	mA
I_{DD2}	2.5V supply current at V_{DD} Max	83 MHz search rate, I_{OUT} = 0mA		300	mA
I_{DD2}	2.5V supply current at V_{DD} Max	66 MHz search rate, I_{OUT} = 0mA		240	mA
I_{DDI}	1.5V supply current at V_{DD} Max	100 MHz search rate		6.0	A
I_{DDI}	1.5V supply current at V_{DD} Max	83 MHz search rate		5.0	A
I_{DDI}	1.5V supply current at V_{DD} Max	66 MHz search rate		4.0	A

Symbol	Parameter	Max	Unit
C_{IN}	Input capacitance	6	pF[1]
C_{OUT}	Output capacitance	6	pF[2]

1. f = 1 MHz, V_{IN} = 0 V.
2. f = 1 MHz, V_{OUT} = 0 V.

Table 17-2. Operating Conditions for LNI7040

Symbol	Parameter	Min	Max	Unit
V_{DDQ}	Operating voltage for I/O (3.3V)	3.1	3.5	V
V_{DDQ}	Operating voltage for I/O (2.5V)	2.375	2.625	V
V_{DDQ}	Operating voltage for I/O (1.8V)	1.7	1.9	V
V_{DD}	Operating supply voltage	1.425	1.575	V
V_{IH}	Input high voltage[1] (3.3V)	2.0	V_{DDQ}+ 0.3	V
V_{IH}	Input high voltage (2.5V)	1.7	V_{DDQ}+ 0.3	V
V_{IH}	Input high voltage (1.8V)	0.7 x V_{DDQ}	V_{DDQ} + 0.3	V
V_{IL}	Input low voltage[2] (3.3V)	-0.3	0.8	V
V_{IL}	Input low voltage (2.5)V	-0.3	0.7	V
V_{IL}	Input low voltage (1.8V)	-0.3	0.35 x V_{DDQ}	V
t_A	Ambient operating temperature	0	70	°C
	Supply voltage tolerance	–5	+5	%

1. Maximum allowable applies to overshoot only (V_{DDQ} is 2.5 V supply).
2. Minimum allowable applies to undershoot only.

18.0 AC Timing Wave Forms

Table 18-1 and Table 18-2 show the AC timing parameters for the LNI7040 device; Table 18-3 shows the same parameters but for 2.5V.

Table 18-1. AC Timing Parameters with CLK2X

Row	Symbol	LNI7040-066 (V_{DDQ} = 3.3V, 2.5V)		LNI7040-083 (V_{DDQ} = 3.3V, 2.5V, 1.8V)		LNI7040-100 (V_{DDQ} = 3.3V, 2.5V)		Unit	Description
		Min	Max	Min	Max	Min	Max		
1	f_{CLOCK}	40	133	40	166	40	200	MHz	CLK2X frequency.
2	t_{CLOK}		0.5		0.5		0.5	ms	PLL lock time.
3	t_{CKHI}	3.0		2.4		2.0		ns	CLK2X high pulse.[1]
4	t_{CKLO}	3.0		2.4		2.0		ns	CLK2X low pulse.[1]
5	t_{ISCH}	2.5		1.8		1.5		ns	Input setup time to CLK2X rising edge.[1]
6	t_{IHCH}	0.6		0.6		0.5		ns	Input hold time to CLK2X rising edge.[1]
7	t_{ICSCH}	4.2		3.5		3.0		ns	Cascaded input setup time to CLK2X rising edge.[1]
8	t_{ICHCH}	0.6		0.6		0.5		ns	Cascaded input hold time to CLK2X rising edge.[1]
9	t_{CKHOV}		8.5		7.0		6.5	ns	Rising edge of CLK2X to LHO, FULO, BHO, FULL valid.[2]
10	t_{CKHDV}		9.0		7.5		7.0	ns	Rising edge of CLK2X to DQ valid.[2]
11	t_{CKHDZ}		8.5		7.0		6.5	ns	Rising edge of CLK2X to DQ high-Z.[3]
12	t_{CKHSV}		9.0		7.5		7.0	ns	Rising edge of CLK2X to SRAM bus valid.[2]
13	t_{CKHSHZ}		6.5		6.0		5.5	ns	Rising edge of CLK2X to SRAM bus high-Z.[3]
14	t_{CKHSLZ}	7.0		6.5		6.0		ns	Rising edge of CLK2X to SRAM bus low-Z.[3]

1. Values are based on 50% signal levels.
2. Based on an AC load of CL = 30pF (see Figure 18-1, Figure 18-2, and Figure 18-3).
3. These parameters are sampled but not 100% tested, and are based on an AC load of 5pF.

Figure 18-4 shows timing waveform diagrams for CLK2X. Figure 18-5 details timing waveform diagrams for CLK1X.

Table 18-2. AC Timing Parameters with CLK1X

Row	Symbol	LNI7040-066 (V_{DDQ} = 3.3V, 2.5V, 1.8V)		LNI7040-083 (V_{DDQ} = 3.3V, 2.5V, 1.8V)		LNI7040-100 (V_{DDQ} = 3.3V, 2.5V)		Unit	Description
		Min	Max	Min	Max	Min	Max		
1	f_{CLOCK}	20	66	20	83	20	100	MHz	CLK1X frequency.
2	t_{CLOK}		0.5		0.5		0.5	ms	PLL lock time.
3	t_{CKHI}	6.75		5.4		4.5		ns	CLK1X high pulse.[1]
4	t_{CKLO}	6.75		5.4		4.5		ns	CLK1X low pulse.[1]
5	t_{ISCH}	2.5		1.8		1.5		ns	Input setup time to CLK1X edge.[1]
6	t_{IHCH}	0.6		0.6		0.5		ns	Input hold time to CLK1X edge.[1]
7	t_{ICSCH}	4.2		3.5		3.0		ns	Cascaded input setup time to CLK1X rising edge.[1]
8	t_{ICHCH}	0.6		0.5		0.5		ns	Cascaded input hold time to CLK1X rising edge.[1]
9	t_{CKHOV}		8.5		7.0		6.5	ns	Rising edge of CLK1X to LHO, FULO, BHO, FULL valid.[2]
10	t_{CKHDV}		9.0		7.5		7.0	ns	Rising edge of CLK1X to DQ valid.[2]
11	t_{CKHDZ}		8.5		7.0		6.5	ns	Rising edge of CLK1X to DQ high-Z.[3]
12	t_{CKHSV}		9.0		7.5		7.0	ns	Rising edge of CLK1X to SRAM bus valid.[2]
13	t_{CKHSHZ}		6.5		6.0		5.5	ns	Rising edge of CLK1X to SRAM bus high-Z.[3]
14	t_{CKHSLZ}	7.0		6.5		6.0		ns	Rising edge of CLK1X to SRAM bus low-Z.[3]

1. Values are based on 50% signal levels and a 50%/50% duty cycle of CLK1X.
2. Based on an AC load of CL = 30pF (see Figure 18-1, Figure 18-2, and Figure 18-3).
3. These parameters are sampled but not 100% tested, and are based on an AC load of 5pF.

Table 18-3. 2.5V AC Table for Test Condition of LNI7040

Conditions	Results
Input pulse levels (V_{DDQ} = 3.3V)	GND to 3.0V
Input pulse levels (V_{DDQ} = 2.5V)	GND to 2.5V
Input pulse levels (V_{DDQ} = 1.8V)	GND to 1.8V
Input rise and fall times measured at 0.3V and 2.7V (V_{DDQ} = 3.3V)	≤ 2 ns see (Figure 18-1)
Input rise and fall times measured at 0.25V and 2.25V (V_{DDQ} = 2.5V)	≤ 2 ns see (Figure 18-1)
Input timing reference levels (V_{DDQ} = 3.3V)	1.5V
Input timing reference levels (V_{DDQ} = 2.5V)	1.25
Input timing reference levels (V_{DDQ} = 1.8V)	0.9
Output reference levels (V_{DDQ} = 3.3V)	1.5V
Output reference levels (V_{DDQ} = 2.5V)	1.25V
Output reference levels (V_{DDQ} = 1.8V)	0.9V
Output load	See Figure 18-2 and Figure 18-3



Figure 18-1. Input Wave Form for LNI7040



Figure 18-2. Output Load for LNI7040



Figure 18-3. 2.5 I/O Output Load Equivalent for LNI7040

1. Output loading is specified with C_L =5pF as in Figure 18-3. Transition is measured at ± 200 mV from steady-state voltage.
2. The load used for V_{OH}, V_{OL} testing is shown in Figure 18-3.



Signal Group 0: PHS_L, RST_L.
Signal Group 1: DQ, CMD, CMDV.
Signal Group 2: LHI, BHI, FULI.
Signal Group 3: LHO, BHO, FULO, FULL.
Signal Group 4: SADR, CE_L, OE_L, WE_L, ALE_L, SSF, SSV.
Signal Group 5: DQ, ACK, EOT.

Figure 18-4. AC Timing Wave Forms with CLK2X



Signal Group 0: PHS_L, RST_L.
Signal Group 1: DQ, CMD, CMDV.
Signal Group 2: LHI, BHI, FULI.
Signal Group 3: LHO, BHO, FULO, FULL.
Signal Group 4: SADR, CE_L, OE_L, WE_L, ALE_L, SSF, SSV.
Signal Group 5: DQ, ACK, EOT.

Figure 18-5. AC Timing Wave Forms with CLK1X

19.0 Pinout Descriptions and Package Diagrams

In the following figures and tables the LNI7040 device pinout descriptions and package diagrams are shown. Figure 19-1 shows the pinout diagram, Table 19-1 lists descriptions for the pinout diagram, and Figure 19-2, Figure 19-3, and Figure 19-4 illustrate the package from various views.

	AF	AE	AD	AC	AB	AA	Y	W	V	U	T	R	P	N	M	L	K	J	H	G	F	E	D	C	B	A	
1	TEST_C0	TEST	RST_L	V_{SS}	FULL	FULO1	FULI6	V_{DDQ}	FULI2	FULI0	BHO2	V_{DDQ}	BHO0	BHI1	V_{DDQ}	LHO0	LHI6	LHI2	LHI0	ID3	ID1	ID0	TRST_L	TCK	TDI	CLKTUNE3	1
2	CLKTUNE2	V_{SS}	V_{DDQ}	EOT	ACK	V_{DDQ}	FULO0	FULI5	FULI3	V_{DDQ}	V_{SS}	BHO1	MULTI_HIT	BHI2	BHI0	LHO1	LHI4	LHI3	LHI1	ID4	ID2	V_{DDQ}	TDO	TMS	V_{SS}	DQ71	2
3	DQ68	DQ70	V_{DD}	V_{DD}	V_{DD}	V_{DD}	V_{DD}	NC2	FULI4	FULI1	V_{DD}	V_{DD}	V_{DD}	V_{DD}	V_{DD}	V_{DD}	LHI5	V_{DDQ}	NC1	V_{DD}	V_{DD}	V_{DD}	V_{DD}	V_{DD}	DQ69	V_{DDQ}	3
4	DQ66	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DD}	V_{DD}	V_{DD}	V_{DD}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	DQ65	DQ67	4
5	DQ62	DQ64	V_{DD}	V_{SS}																			V_{SS}	V_{DD}	DQ61	DQ63	5
6	V_{DDQ}	DQ60	V_{DD}	V_{SS}																			V_{SS}	V_{DD}	DQ59	V_{DDQ}	6
7	DQ56	DQ58	V_{DD}	V_{SS}																			V_{SS}	V_{DD}	DQ55	DQ57	7
8	DQ52	DQ54	NC3	V_{SS}																			V_{SS}	NC8	V_{DDQ}	DQ53	8
9	DQ48	DQ50	V_{DDQ}	V_{SS}																			V_{SS}	DQ49	DQ47	DQ51	9
10	V_{DDQ}	DQ44	DQ46	V_{SS}																			V_{SS}	V_{DDQ}	DQ45	DQ43	10
11	DQ40	DQ42	V_{DD}	V_{DD}							V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}							V_{DD}	V_{DD}	DQ39	DQ41	11
12	DQ36	DQ38	V_{DD}	V_{DD}							V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}							V_{DD}	V_{DD}	V_{DDQ}	DQ37	12
13	DQ34	V_{DDQ}	V_{DD}	V_{DD}							V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}							V_{DD}	V_{DD}	DQ33	DQ35	13
14	DQ30	DQ32	V_{DD}	V_{DD}							V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}							V_{DD}	V_{DD}	DQ29	DQ31	14
15	V_{DDQ}	DQ28	V_{DD}	V_{DD}							V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}							V_{DD}	V_{DD}	DQ27	V_{DDQ}	15
16	DQ24	DQ26	V_{DD}	V_{DD}							V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}							V_{DD}	V_{DD}	DQ23	DQ25	16
17	DQ22	V_{DDQ}	DQ20	V_{SS}																			V_{SS}	DQ19	V_{DDQ}	DQ21	17
18	DQ14	DQ18	DQ16	V_{SS}																			V_{SS}	DQ13	DQ15	DQ17	18
19	V_{DDQ}	DQ12	NC4	V_{SS}																			V_{SS}	NC7	DQ11	V_{DDQ}	19
20	DQ08	DQ10	V_{DD}	V_{SS}																			V_{SS}	V_{DD}	DQ07	DQ09	20
21	DQ04	DQ06	V_{DD}	V_{SS}																			V_{SS}	V_{DD}	V_{DDQ}	DQ05	21
22	DQ02	V_{DDQ}	V_{DD}	V_{SS}																			V_{SS}	V_{DD}	DQ01	DQ03	22
23	SSV	DQ00	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DD}	V_{DD}	V_{DD}	V_{DD}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	TEST_PB	TEST_FM	23
24	SSF	V_{DDQ}	V_{DD}	V_{DD}	V_{DD}	V_{DD}	V_{DD}	NC5	CE_L	OE_L	V_{DD}	V_{DD}	V_{DD}	V_{DD}	V_{DD}	V_{DD}	SADR13	SADR11	NC6	V_{DD}	V_{DD}	V_{DD}	V_{DD}	V_{DD}	CFG_L	V_{DDQ}	24
25	CMD10	V_{SS}	CMD8	CMD6	CMD5	CMD3	CMD1	CMDV	V_{DDQ}	PHS_L	CLK_MODE	SADR22	SADR21	SADR19	V_{DDQ}	SADR15	V_{DDQ}	SADR12	V_{DDQ}	SADR08	SADR06	SADR05	SADR03	SADR01	V_{SS}	HIGH_SPEED	25
26	CMD9	CLKTUNE1	CMD7	V_{DDQ}	CMD4	CMD2	CMD0	ALE_L	WE_L	CLK1X/ CLK2X	SADR23	V_{DDQ}	SADR20	SADR18	SADR17	SADR16	SADR14	SADR10	SADR09	SADR07	V_{DDQ}	SADR04	SADR02	V_{DDQ}	SADR00	CLKTUNE0	26
	AF	AE	AD	AC	AB	AA	Y	W	V	U	T	R	P	N	M	L	K	J	H	G	F	E	D	C	B	A	

Figure 19-1. Pinout Diagram

Table 19-1. Pinout Descriptions for Pinout Diagram

Package Ball Number	Signal Name	Signal Type	Package Ball Number	Signal Name	Signal Type
A1	CLK_TUNE[3][1]	Note 1	AA26	CMD[2]	Input
A10	DQ[43]	I/O	AA3	V_{DD}	1.5V
A11	DQ[41]	I/O	AA4	V_{SS}	Ground
A12	DQ[37]	I/O	AB1	FULL	Output-T
A13	DQ[35]	I/O	AB2	ACK	Output-T
A14	DQ[31]	I/O	AB23	VSS	Ground
A15	V_{DDQ}[2]	1.8V/2.5V/3.3V	AB24	V_{DD}	1.5V
A16	DQ[25]	I/O	AB25	CMD[5]	Input
A17	DQ[21]	I/O	AB26	CMD[4]	Input
A18	DQ[17]	I/O	AB3	V_{DD}	1.5V
A19	V_{DDQ}	1.8V/2.5V/3.3V	AB4	V_{SS}	Ground
A2	DQ[71]	I/O	AC1	V_{SS}	Ground
A20	DQ[09]	I/O	AC10	V_{SS}	Ground
A21	DQ[05]	I/O	AC11	V_{DD}	1.5V
A22	DQ[03]	I/O	AC12	V_{DD}	1.5V
A23	TEST_FM	Ground	AC13	V_{DD}	1.5V
A24	V_{DDQ}	1.8V/2.5V/3.3V	AC14	V_{DD}	1.5V
A25	HIGH_SPEED	Input	AC15	V_{DD}	1.5V
A26	CLK_TUNE[0][1]	Note 1	AC16	V_{DD}	1.5V
A3	V_{DDQ}	1.8V/2.5V/3.3V	AC17	V_{SS}	Ground
A4	DQ[67]	I/O	AC18	V_{SS}	Ground
A5	DQ[63]	I/O	AC19	V_{SS}	Ground
A6	V_{DDQ}	1.8V/2.5V/3.3V	AC2	EOT	Output-T
A7	DQ[57]	I/O	AC20	V_{SS}	Ground
A8	DQ[53]	I/O	AC21	V_{SS}	Ground
A9	DQ[51]	I/O	AC22	V_{SS}	Ground
AA1	FULO[1]	Output-T	AC23	V_{SS}	Ground
AA2	V_{DDQ}	1.8V/2.5V/3.3V	AC24	V_{DD}	1.5V
AA23	VSS	Ground	AC25	CMD[6]	Input
AA24	V_{DD}	1.5V	AC26	V_{DDQ}	1.8V/2.5V/3.3V
AA25	CMD[3]	Input	AC3	V_{DD}	1.5V
AC4	V_{SS}	Ground	AE10	DQ[44]	I/O
AC5	V_{SS}	Ground	AE11	DQ[42]	I/O
AC6	V_{SS}	Ground	AE12	DQ[38]	I/O
AC7	V_{SS}	Ground	AE13	V_{DDQ}	1.8V/2.5V/3.3V

Package Ball Number	Signal Name	Signal Type	Package Ball Number	Signal Name	Signal Type
AC8	V_{SS}	Ground	AE14	DQ[32]	I/O
AC9	V_{SS}	Ground	AE15	DQ[28]	I/O
AD1	RST_L	Input	AE16	DQ[26]	I/O
AD10	DQ[46]	I/O	AE17	V_{DDQ}	1.8V/2.5V/3.3V
AD11	V_{DD}	1.5V	AE18	DQ[18]	I/O
AD12	V_{DD}	1.5V	AE19	DQ[12]	I/O
AD13	V_{DD}	1.5V	AE2	V_{SS}	Ground
AD14	V_{DD}	1.5V	AE20	DQ[10]	I/O
AD15	V_{DD}	1.5V	AE21	DQ[06]	I/O
AD16	V_{DD}	1.5V	AE22	V_{DDQ}	1.8V/2.5V/3.3V
AD17	DQ[20]	I/O	AE23	DQ[00]	I/O
AD18	DQ[16]	I/O	AE24	V_{DDQ}	1.8V/2.5V/3.3V
AD19	NC4	No Connect	AE25	V_{SS}	Ground
AD2	V_{DDQ}	1.8V/2.5V/3.3V	AE26	CLK_TUNE[1][1]	Note 1
AD20	V_{DD}	1.5V	AE3	DQ[70]	I/O
AD21	V_{DD}	1.5V	AE4	V_{DDQ}	1.8V/2.5V/3.3V
AD22	V_{DD}	1.5V	AE5	DQ[64]	I/O
AD23	V_{DD}	1.5V	AE6	DQ[60]	I/O
AD24	V_{DD}	1.5V	AE7	DQ[58]	I/O
AD25	CMD[8]	Input	AE8	DQ[54]	I/O
AD26	CMD[7]	Input	AE9	DQ[50]	I/O
AD3	V_{DD}	1.5V	AF1	TEST_CO	No Connect
AD4	V_{DD}	1.5V	AF10	V_{DDQ}	1.8V/2.5V/3.3V
AD5	V_{DD}	1.5 V	AF11	DQ[40]	I/O
AD6	V_{DD}	1.5V	AF12	DQ[36]	I/O
AD7	V_{DD}	1.5V	AF13	DQ[34]	I/O
AD8	NC3	No Connect	AF14	DQ[30]	I/O
AD9	V_{DDQ}	1.8V/2.5V/3.3V	AF15	V_{DDQ}	1.8V/2.5V/3.3V
AE1	TEST	Ground	AF16	DQ[24]	I/O
AF17	DQ[22]	I/O	B23	TEST_PB	Input
AF18	DQ[14]	I/O	B24	CFG_L	Input
AF19	V_{DDQ}	1.8V/2.5V/3.3V	B25	V_{SS}	Ground
AF2	CLK_TUNE[2][1]	Note 1	B26	SADR[00]	Output
AF20	DQ[08]	I/O	B3	DQ[69]	I/O
AF21	DQ[04]	I/O	B4	DQ[65]	I/O
AF22	DQ[02]	I/O	B5	DQ[61]	I/O

Package Ball Number	Signal Name	Signal Type	Package Ball Number	Signal Name	Signal Type
AF23	SSV	Output-T	B6	DQ[59]	I/O
AF24	SSF	Output-T	B7	DQ[55]	I/O
AF25	CMD[10]	Input	B8	V_{DDQ}	1.8V/2.5V/3.3V
AF26	CMD[9]	Input	B9	DQ[47]	I/O
AF3	DQ[68]	I/O	C1	TCK	Input
AF4	DQ[66]	I/O	C10	V_{DDQ}	1.8V/2.5V/3.3V
AF5	DQ[62]	I/O	C11	V_{DD}	1.5V
AF6	V_{DDQ}	1.8V/2.5V/3.3V	C12	V_{DD}	1.5V
AF7	DQ[56]	I/O	C13	V_{DD}	1.5V
AF8	DQ[52]	I/O	C14	V_{DD}	1.5V
AF9	DQ[48]	I/O	C15	V_{DD}	1.5V
B1	TDI	Input	C16	V_{DD}	1.5V
B10	DQ[45]	I/O	C17	DQ[19]	I/O
B11	DQ[39]	I/O	C18	DQ[13]	I/O
B12	V_{DDQ}	1.8V/2.5V/3.3V	C19	NC7	No Connect
B13	DQ[33]	I/O	C2	TMS	Input
B14	DQ[29]	I/O	C20	V_{DD}	1.5V
B15	DQ[27]	I/O	C21	V_{DD}	1.5V
B16	DQ[23]	I/O	C22	V_{DD}	1.5V
B17	V_{DDQ}	1.8V/2.5V/3.3V	C23	V_{DD}	1.5V
B18	DQ[15]	I/O	C24	V_{DD}	1.5V
B19	DQ[11]	I/O	C25	SADR[01]	Output
B2	V_{SS}	Ground	C26	V_{DDQ}	1.8V/2.5V/3.3V
B20	DQ[07]	I/O	C3	V_{DD}	1.5V
B21	V_{DDQ}	1.8V/2.5V/3.3V	C4	V_{DD}	1.5V
B22	DQ[01]	I/O	C5	V_{DD}	1.5V
C6	V_{DD}	1.5V	E24	V_{DD}	1.5V
C7	V_{DD}	1.5V	E25	SADR[05]	Output
C8	NC8	No Connect	E26	SADR[04]	Output
C9	DQ[49]	I/O	E3	V_{DD}	1.5V
D1	TRST_L	Input	E4	V_{SS}	Ground
D10	VSS	Ground	F1	ID[1]	Input
D11	V_{DD}	1.5V	F2	ID[2]	Input
D12	V_{DD}	1.5V	F23	V_{SS}	Ground
D13	V_{DD}	1.5V	F24	V_{DD}	1.5V
D14	V_{DD}	1.5V	F25	SADR[06]	Output

Package Ball Number	Signal Name	Signal Type	Package Ball Number	Signal Name	Signal Type
D15	V_{DD}	1.5V	F26	V_{DDQ}	1.8V/2.5V/3.3V
D16	V_{DD}	1.5V	F3	V_{DD}	1.5V
D17	V_{SS}	Ground	F4	V_{SS}	Ground
D18	V_{SS}	Ground	G1	ID[3]	Input
D19	V_{SS}	Ground	G2	ID[4]	Input
D2	TDO	Output-T	G23	V_{SS}	Ground
D20	V_{SS}	Ground	G24	V_{DD}	1.5V
D21	V_{SS}	Ground	G25	SADR[08]	Output
D22	V_{SS}	Ground	G26	SADR[07]	Output
D23	V_{SS}	Ground	G3	V_{DD}	1.5V
D24	V_{DD}	1.5V	G4	V_{SS}	Ground
D25	SADR[03]	Output	H1	LHI[0]	Input
D26	SADR[02]	Output	H2	LHI[1]	Input
D3	V_{DD}	1.5V	H23	V_{SS}	Ground
D4	V_{SS}	Ground	H24	NC6	No Connect
D5	V_{SS}	Ground	H25	V_{DDQ}	1.8V/2.5V/3.3V
D6	V_{SS}	Ground	H26	SADR[09]	Output
D7	V_{SS}	Ground	H3	NC1	No Connect
D8	V_{SS}	Ground	H4	V_{SS}	Ground
D9	V_{SS}	Ground	J1	LHI[2]	Input
E1	ID[0]	Input	J2	LHI[3]	Input
E2	V_{DDQ}	1.8V/2.5V/3.3V	J23	V_{SS}	Ground
E23	V_{SS}	Ground	J24	SADR[11]	Output
J25	SADR[12]	Output	M2	BHI[0]	Input
J26	SADR[10]	Output	M23	V_{DD}	1.5V
J3	V_{DDQ}	1.8V/2.5V/3.3V	M24	V_{DD}	1.5V
J4	V_{SS}	Ground	M25	V_{DDQ}	1.8V/2.5V/3.3V
K1	LHI[6]	Input	M26	SADR[17]	Output
K2	LHI[4]	Input	M3	V_{DD}	1.5V
K23	V_{SS}	Ground	M4	V_{DD}	1.5V
K24	SADR[13]	Output	N1	BHI[1]	Input
K25	V_{DDQ}	1.8V/2.5V/3.3V	N11	V_{SS}	Ground
K26	SADR[14]	Output	N12	V_{SS}	Ground
K3	LHI[5]	Input	N13	V_{SS}	Ground
K4	V_{SS}	Ground	N14	V_{SS}	Ground
L1	LHO[0]	Output-T	N15	V_{SS}	Ground

Package Ball Number	Signal Name	Signal Type	Package Ball Number	Signal Name	Signal Type
L11	V_{SS}	Ground	N16	V_{SS}	Ground
L12	V_{SS}	Ground	N2	BHI[2]	Input
L13	V_{SS}	Ground	N23	V_{DD}	1.5V
L14	V_{SS}	Ground	N24	V_{DD}	1.5V
L15	V_{SS}	Ground	N25	SADR[19]	Output
L16	V_{SS}	Ground	N26	SADR[18]	Output
L2	LHO[1]	Output-T	N3	V_{DD}	1.5V
L23	V_{DD}	1.5V	N4	V_{DD}	1.5V
L24	V_{DD}	1.5V	P1	BHO[0]	Output-T
L25	SADR[15]	Output	P11	V_{SS}	Ground
L26	SADR[16]	Output	P12	V_{SS}	Ground
L3	V_{DD}	1.5V	P13	V_{SS}	Ground
L4	V_{DD}	1.5V	P14	V_{SS}	Ground
M1	V_{DDQ}	1.8V/2.5V/3.3V	P15	V_{SS}	Ground
M11	V_{SS}	Ground	P16	V_{SS}	Ground
M12	V_{SS}	Ground	P2	MULTI_HIT	Output-T
M13	V_{SS}	Ground	P23	V_{DD}	1.5V
M14	V_{SS}	Ground	P24	V_{DD}	1.5V
M15	V_{SS}	Ground	P25	SADR[21]	Output
M16	V_{SS}	Ground	P26	SADR[20]	Output
P3	V_{DD}	1.5V	U24	OE_L	Output-T
P4	V_{DD}	1.5V	U25	PHS_L	Input
R1	V_{DDQ}	1.8V/2.5V/3.3V	U26	CLK1X/CLK2X	Input
R11	V_{SS}	Ground	U3	FULI[1]	Input
R12	V_{SS}	Ground	U4	V_{SS}	Ground
R13	V_{SS}	Ground	V1	FULI[2]	Input
R14	V_{SS}	Ground	V2	FULI[3]	Input
R15	V_{SS}	Ground	V23	V_{SS}	Ground
R16	V_{SS}	Ground	V24	CE_L	Output-T
R2	BHO[1]	Output-T	V25	V_{DDQ}	1.8V/2.5V/3.3V
R23	V_{DD}	1.5V	V26	WE_L	Output-T
R24	V_{DD}	1.5V	V3	FULI[4]	Input
R25	SADR[22]	Output	V4	V_{SS}	Ground
R26	V_{DDQ}	1.8V/2.5V/3.3V	W1	V_{DDQ}	1.8V/2.5V/3.3V
R3	V_{DD}	1.5V	W2	FULI[5]	Input
R4	V_{DD}	1.5V	W23	V_{SS}	Ground

Package Ball Number	Signal Name	Signal Type	Package Ball Number	Signal Name	Signal Type
T1	BHO[2]	Output-T	W24	NC5	No Connect
T11	V_{SS}	Ground	W25	CMDV	Input
T12	V_{SS}	Ground	W26	ALE_L	Output-T
T13	V_{SS}	Ground	W3	NC2	No Connect
T14	V_{SS}	Ground	W4	V_{SS}	Ground
T15	V_{SS}	Ground	Y1	FULI[6]	Input
T16	V_{SS}	Ground	Y2	FULO[0]	Output-T
T2	V_{SS}	Ground	Y23	V_{SS}	Ground
T23	V_{DD}	1.5V	Y24	V_{DD}	1.5V
T24	V_{DD}	1.5V	Y25	CMD[1]	Input
T25	CLK_MODE	Input	Y26	CMD[0]	Input
T26	SADR[23]	Output	Y3	V_{DD}	1.5V
T3	V_{DD}	1.5V	Y4	V_{SS}	Ground
T4	V_{DD}	1.5V			
U1	FULI[0]	Input			
U2	V_{DDQ}	1.8V/2.5V/3.3V			
U23	V_{SS}	Ground			

1. CLK_TUNE[3:0] should be programmed to 100%.
2. All V_{DDQ} pins should be set to either 1.8V (LNI7040L) or 2.5V or 3.3V (LNI7040).



Figure 19-2. Package: Bottom View



Figure 19-3. Package: Side view



Figure 19-4. Package: Top View

20.0 Ordering Information

Table 20-1 and Table 20-2 provide ordering information and part-numbering methodology.

Table 20-1. Ordering Information

Part Number	Description	I/O Voltage	Frequency	Temperature Range
LNI7040–066	NSE	2.5V/3.3V	66 MHz	Commercial
LNI7040–083	NSE	1.8V/2.5V/3.3V	83 MHz	Commercial
LNI7040–100	NSE	2.5V/3.3V	100 MHz	Commercial

Table 20-2. Part-Numbering Methodology