



CYPRESS

PRELIMINARY

CY62135V MoBL™  
CY62135V18 MoBL2™

## 128K x 16 Flash Compatible Static RAM

### Features

- **Low voltage range:**
  - CY62135V: 2.7V–3.3V
  - CY62135V18: 1.65–1.95V
- **Ultra-low active/standby power**
- **Easy memory expansion with  $\overline{CE}$  /CE2 and  $\overline{OE}$  features**
- **Automatic power-down when deselected**
- **Pin out compatible with standard Flash devices**
- **Shipped in Wafer/Die form**

### Functional Description

The CY62135V and CY62135V18 are high-performance CMOS static RAMs organized as 128K words by 16 bits. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life™ (MoBL™) in portable applications such as cellular telephones. The device also has an automatic power-down feature that significantly reduces power consumption by 99% when addresses are not toggling. The device can also be put into standby mode when deselected ( $\overline{CE}$  HIGH or CE2 LOW) or when  $\overline{CE}$  is LOW and when CE2 is HIGH and both  $\overline{BLE}$  and


$\overline{BHE}$  are HIGH<sup>[1]</sup>. The input/output pins (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a high-impedance state when: deselected ( $\overline{CE}$  HIGH or CE2 LOW), outputs are disabled ( $\overline{OE}$  HIGH),  $\overline{BHE}$  and  $\overline{BLE}$  are disabled ( $\overline{BHE}$ ,  $\overline{BLE}$  HIGH), or during a write operation ( $\overline{CE}$  LOW, CE2 HIGH and  $\overline{WE}$  LOW).

Writing to the device is accomplished by taking chip enable ( $\overline{CE}$ ) LOW, CE2 HIGH, and write enable ( $\overline{WE}$ ) inputs LOW. If byte low enable ( $\overline{BLE}$ ) is LOW, then data from I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>), is written into the location specified on the address pins (A<sub>0</sub> through A<sub>15</sub>). If byte high enable ( $\overline{BHE}$ ) is LOW, then data from I/O pins (I/O<sub>8</sub> through I/O<sub>15</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>15</sub>).

Reading from the device is accomplished by taking chip enable ( $\overline{CE}$ ) LOW, CE2 HIGH, and output enable ( $\overline{OE}$ ) LOW while forcing the write enable ( $\overline{WE}$ ) HIGH. If byte low enable ( $\overline{BLE}$ ) is LOW, then data from the memory location specified by the address pins will appear on I/O<sub>0</sub> to I/O<sub>7</sub>. If byte high enable ( $\overline{BHE}$ ) is LOW, then data from memory will appear on I/O<sub>8</sub> to I/O<sub>15</sub>. See the Truth Table at the back of this data sheet for a complete description of read and write modes.

The CY62135V/CY62135V18 are shipped in a wafer form.

### Logic Block Diagram



#### Note:

1. Tying BBDISB to V<sub>CC</sub> will disable the Byte Enable Power Down Feature. Tying it to V<sub>SS</sub> will enable the Byte Enable Power Down Feature. More Battery Life and MoBL are trademarks of Cypress Semiconductor Corporation.

## Wafer and Die Specifications

### Mechanical Specifications


Process/Technology	CMOS, Double Metal, 0.25μ
Wafer Diameter	203.2 mm
Wafer Thickness, background	355.6 μm
Backside Wafer Surface	Silicon

### Bond Pad Specifications

Bond Pad Opening	80μ
Topside Passivation	TBD
Bond Pad Metal Composition	300 Å Al, 0.5% Cu

### Bond Pad Locations

The next figure shows the locations of the bond pads and table below provides the X and Y coordinates of these bond pads.



PAD Locations on Die (Die Size: 3.498 mm x 5.731 mm)



## Pin Definitions

Pin Name	Location	Location	Function
A15	-1635.3	1944.925	Address
A14	-1635.300	1805.25	Address
A13	-1635.300	1633.7	Address
A12	-1635.300	1494.025	Address
A11	-1635.300	1102.475	Address
A10	-1635.300	962.8	Address
A9	-1635.300	791.275	Address
A8	-1635.300	651.575	Address
V <sub>CC</sub>	-1635.300	514.275	Power
CE2	-1635.300	376.975	Active HIGH Chip Enable
WEB	-1635.300	237.275	Active LOW Write Enable
V <sub>SS</sub>	-1635.300	-186.65	Ground
BHE	-1635.300	-323.95	Active LOW Byte High Enable
BLE	-1635.300	-463.625	Active LOW Byte Low Enable
NC	-1635.300	-635.175	Address Expansion for 4M
A7	-1635.300	-774.85	Address
A6	-1635.300	-946.4	Address
A5	-1635.300	-1086.075	Address
A4	-1635.300	-1477.625	Address
A3	-1635.300	-1617.3	Address
A2	-1635.300	-1788.85	Address
A1	-1635.300	-1928.525	Address
A0	1618.575	-2099.425	Address
CE	1618.575	-1959.725	Active LOW Chip Enable
V <sub>SS</sub>	1618.575	-1821.525	Ground
OE	1618.575	-1700.45	Active LOW Output Enable
D0	1618.575	-1528.925	I/O Data Bus
D8	1618.575	-1348.475	I/O Data Bus
D1	1618.575	-1147.25	I/O Data Bus
D9	1618.575	-966.8	I/O Data Bus
D2	1618.575	-795.25	I/O Data Bus
D10	1618.575	-614.8	I/O Data Bus
D3	1618.575	-413.575	I/O Data Bus
D11	1618.575	-233.125	I/O Data Bus
V <sub>CC</sub>	1618.575	-95.825	Power
V <sub>CCQ</sub>	1618.575	251.375	Power for I/O Pins
BBDISB	1618.575	389.6	Byte Enable Power Down Disable <sup>[1]</sup>
D4	1618.575	533.65	I/O Data Bus
D12	1618.575	714.1	I/O Data Bus
D5	1618.575	915.325	I/O Data Bus
D13	1618.575	1095.775	I/O Data Bus
D6	1618.575	1267.3	I/O Data Bus
D14	1618.575	1447.75	I/O Data Bus
D7	1618.575	1648.975	I/O Data Bus
D15	1618.575	1829.425	I/O Data Bus
V <sub>SSQ</sub>	1618.575	1970.675	Ground for I/O Pins
A16	1618.575	2091.925	Address
PTM	-1635.300	-2295.050	Parallel Test Mode Pad, internally held low with a resistor, meant for testing purposes only.



**PRELIMINARY**

**CY62135V MoBL™**  
**CY62135V18 MoBL2™**

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature ..... -65°C to +150°C

Ambient Temperature with  
Power Applied ..... -55°C to +125°C

Supply Voltage to Ground Potential ..... -0.5V to +4.6V

DC Voltage Applied to Outputs

in High Z State<sup>[2]</sup> ..... -0.5V to  $V_{CC} + 0.5V$

DC Input Voltage<sup>[2]</sup> ..... -0.5V to  $V_{CC} + 0.5V$

Output Current into Outputs (LOW) ..... 20 mA

Static Discharge Voltage ..... >2001V  
(per MIL-STD-883, Method 3015)

Latch-Up Current ..... >200 mA

## Operating Range

Device	Range	Ambient Temperature	$V_{CC}$
CY62135V	Industrial	-40°C to +85°C	2.7V to 3.3V
CY62135V18	Industrial	-40°C to +85°C	1.65V to 1.95V

Shaded areas contain advance information.

## Product Portfolio

Product	$V_{CC}$ Range			Speed	Power Dissipation (Commercial)			
					Operating ( $I_{CC}$ )		Standby ( $I_{SB2}$ )	
	$V_{CC(min)}$	$V_{CC(typ)}^{[3]}$	$V_{CC(max)}$		Typ. <sup>[3]</sup>	Maximum	Typ. <sup>[3]</sup>	Maximum
CY62135V	2.7V	3.0V	3.3V	70 ns	7	12 mA	1 $\mu A$	10 $\mu A$
CY62135V18	1.65V	1.8V	1.95V	70 ns	3	7 mA	1 $\mu A$	15 $\mu A$

Shaded areas contain advance information.

## Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions		CY62135V			Unit
				Min.	Typ. <sup>[3]</sup>	Max.	
$V_{OH}$	Output HIGH Voltage	$I_{OH} = -1.0$ mA	$V_{CC} = 2.7V$	2.4			V
$V_{OL}$	Output LOW Voltage	$I_{OL} = 2.1$ mA	$V_{CC} = 2.7V$			0.4	V
$V_{IH}$	Input HIGH Voltage		$V_{CC} = 3.3V$	2.2		$V_{CC} + 0.5V$	V
$V_{IL}$	Input LOW Voltage		$V_{CC} = 2.7V$	-0.5		0.8	V
$I_{IX}$	Input Load Current	$GND \leq V_I \leq V_{CC}$		-1	$\pm 1$	+1	$\mu A$
$I_{OZ}$	Output Leakage Current	$GND \leq V_O \leq V_{CC}$ , Output Disabled		-1	$\pm 1$	+1	$\mu A$
$I_{CC}$	$V_{CC}$ Operating Supply Current	$I_{OUT} = 0$ mA, $f = f_{MAX} = 1/t_{RC}$ , CMOS levels	$V_{CC} = 3.3V$		7	12	mA
		$I_{OUT} = 0$ mA, $f = 1$ MHz, CMOS Levels			1	2	mA
$I_{SB1}$	Automatic CE Power-Down Current—CMOS Inputs	$\overline{CE} \geq V_{CC} - 0.3V$ , $V_{IN} \geq V_{CC} - 0.3V$ or $V_{IN} \leq 0.3V$ , $f = f_{MAX}$				100	$\mu A$
$I_{SB2}$	Automatic CE Power-Down Current—CMOS Inputs	$\overline{CE} \geq V_{CC} - 0.3V$ , $V_{IN} \geq V_{CC} - 0.3V$ or $V_{IN} \leq 0.3V$ , $f = 0$			1	10	$\mu A$

### Notes:

- $V_{IL(min)}$  = -2.0V for pulse durations less than 20 ns.
- Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC Typ}$ ,  $T_A = 25^\circ C$ .

**Electrical Characteristics** Over the Operating Range



Parameter	Description	Test Conditions	CY62135V18			Unit
			Min.	Typ. <sup>[3]</sup>	Max.	
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -0.1 mA, V <sub>CC</sub> = 1.65V	1.5			V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 0.1 mA, V <sub>CC</sub> = 1.65V			0.2	V
V <sub>IH</sub>	Input HIGH Voltage	V <sub>CC</sub> = 1.95V	1.4		V <sub>CC</sub> + 0.3V	V
V <sub>IL</sub>	Input LOW Voltage	V <sub>CC</sub> = 1.65V	-0.5		0.4	V
I <sub>IX</sub>	Input Load Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	-1	±1	+1	μA
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>O</sub> ≤ V <sub>CC</sub> , Output Disabled	-1	±1	+1	μA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	I <sub>OUT</sub> = 0 mA, f = f <sub>MAX</sub> = 1/t <sub>RC</sub> , CMOS levels		3	7	mA
		I <sub>OUT</sub> = 0 mA, f = 1 MHz, CMOS Levels		1	2	
I <sub>SB1</sub>	Automatic CE Power-Down Current—CMOS Inputs	$\overline{CE} \geq V_{CC} - 0.3V$ , V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.3V or V <sub>IN</sub> ≤ 0.3V, f = f <sub>MAX</sub>			100	μA
I <sub>SB2</sub>	Automatic CE Power-Down Current—CMOS Inputs	$\overline{CE} \geq V_{CC} - 0.3V$ , V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.3V or V <sub>IN</sub> ≤ 0.3V, f = 0		1	15	μA

**Capacitance<sup>[4]</sup>**


Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>CC</sub> = 3.0V	6	pF
C <sub>OUT</sub>	Output Capacitance		8	pF

**Note:**

4. Tested initially and after any design or process changes that may affect these parameters.

**AC Test Loads and Waveforms**


Equivalent to: THÉVENIN EQUIVALENT




Parameters	3.0V	1.8V	UNIT
R1	1105	15294	Ohms
R2	1550	11300	Ohms
R <sub>TH</sub>	645	6500	Ohms
V <sub>TH</sub>	1.75	0.85	Volts

Shaded area contain advanced information.

**Data Retention Characteristics** (Over the Operating Range)


Parameter	Description	Conditions <sup>[5]</sup>	Min.	Typ. <sup>[3]</sup>	Max.	Unit
$V_{DR}$	$V_{CC}$ for Data Retention (CY62135V18)		1.0		1.95	V
$V_{DR}$	$V_{CC}$ for Data Retention (CY62135V)		1.0		3.3	V
$I_{CCDR}$	Data Retention Current	$V_{CC} = 1.0V$ $\overline{CE} \geq V_{CC} - 0.3V$ , $V_{IN} \geq V_{CC} - 0.3V$ or $V_{IN} \leq 0.3V$ No input may exceed $V_{CC} + 0.3V$		0.1	1	$\mu A$
$t_{CDR}^{[4]}$	Chip Deselect to Data Retention Time		0			ns
$t_R$	Operation Recovery Time		$t_{RC}$			ns

**Data Retention Waveform**

**Note:**



- Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to  $V_{CC}$  typ., and output loading of the specified  $I_{OL}/I_{OH}$  and 30-pF load capacitance.

**Switching Characteristics** Over the Operating Range<sup>[5]</sup>

Parameter	Description	70 ns		Unit
		Min.	Max.	
READ CYCLE				
t <sub>RC</sub>	Read Cycle Time	70		ns
t <sub>AA</sub>	Address to Data Valid		70	ns
t <sub>OHA</sub>	Data Hold from Address Change	0		ns
t <sub>ACE</sub>	$\overline{CE}$ LOW to Data Valid		70	ns
t <sub>DOE</sub>	$\overline{OE}$ LOW to Data Valid		35	ns
t <sub>LZOE</sub>	$\overline{OE}$ LOW to Low Z <sup>[6]</sup>	5		ns
t <sub>HZOE</sub>	$\overline{OE}$ HIGH to High Z <sup>[6, 7]</sup>		25	ns
t <sub>LZCE</sub>	$\overline{CE}$ LOW to Low Z <sup>[6]</sup>	10		ns
t <sub>HZCE</sub>	$\overline{CE}$ HIGH to High Z <sup>[6, 7]</sup>		25	ns
t <sub>PU</sub>	$\overline{CE}$ LOW to Power-Up	0		ns
t <sub>PD</sub>	$\overline{CE}$ HIGH to Power-Down		70	ns
t <sub>DBE</sub>	$\overline{BHE}$ / $\overline{BLE}$ LOW to Data Valid		70	ns
t <sub>LZBE</sub>	$\overline{BHE}$ / $\overline{BLE}$ LOW to Low Z	10		ns
t <sub>HZBE</sub>	$\overline{BHE}$ / $\overline{BLE}$ HIGH to High Z		25	ns
WRITE CYCLE <sup>[8, 9]</sup>				
t <sub>WC</sub>	Write Cycle Time	70		ns
t <sub>SCE</sub>	$\overline{CE}$ LOW to Write End	60		ns
t <sub>AW</sub>	Address Set-Up to Write End	60		ns
t <sub>HA</sub>	Address Hold from Write End	0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		ns
t <sub>PWE</sub>	$\overline{WE}$ Pulse Width	50		ns
t <sub>SD</sub>	Data Set-Up to Write End	30		ns
t <sub>HD</sub>	Data Hold from Write End	0		ns
t <sub>HZWE</sub>	$\overline{WE}$ LOW to High Z <sup>[6, 7]</sup>		25	ns
t <sub>LZWE</sub>	$\overline{WE}$ HIGH to Low Z <sup>[6]</sup>	10		ns

**Switching Waveforms**
**Read Cycle No. 1<sup>[10,11]</sup>**

**Notes:**

- At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any given device.
- $t_{HZOE}$ ,  $t_{HZCE}$ , and  $t_{HZWE}$  are specified with  $C_L = 5$  pF as in part (b) of AC Test Loads. Transition is measured  $\pm 500$  mV from steady-state voltage.
- The internal write time of the memory is defined by the overlap of  $\overline{CE}$  LOW and  $\overline{WE}$  LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
- The minimum write cycle time for write cycle #3 ( $\overline{WE}$  controlled,  $\overline{OE}$  LOW) is the sum of  $t_{HZWE}$  and  $t_{SD}$ .
- Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{CE2} = V_{IH}$ .
- $\overline{WE}$  is HIGH for read cycle.


**Switching Waveforms (continued)**
**Read Cycle No. 2 [11, 12, 13]**

**Write Cycle No. 1 ( $\overline{WE}$  Controlled) [8, 12, 14, 15]**

**Notes:**

12.  $\overline{CCE}$  is the combination of both  $\overline{CE}$  and  $CE2$  ( $\overline{CE} = V_{IL}$ ,  $CE2 = V_{IH}$ ).
13. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.
14. Data I/O is high impedance if  $OE = V_{IH}$ .
15. If  $CE$  goes HIGH simultaneously with  $WE$  HIGH, the output remains in a high-impedance state.
16. During this period, the I/Os are in output state and input signals should not be applied.




**Switching Waveforms (continued)**


**Write Cycle No. 2 ( $\overline{\text{CE}}$  Controlled)** [8, 12, 14, 15]



**Write Cycle No. 3 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW)** [9, 12, 15]



## Typical DC and AC Characteristics



## Truth Table

$\overline{\text{CE}}$	$\overline{\text{CE2}}$	$\overline{\text{WE}}$	$\overline{\text{OE}}$	$\overline{\text{BHE}}$	$\overline{\text{BLE}}$	Inputs/Outputs	Mode
H	X	X	X	X	X	High Z	Deselect/Power-Down
X	L	X	X	X	X	High Z	Deselect/Power-Down
X	X	X	X	H	H	High Z <sup>[1]</sup>	Deselect/Power-Down <sup>[1]</sup>
L	H	H	L	L	L	Data Out ( $I/O_0$ – $I/O_{15}$ )	Read
L	H	H	L	H	L	Data Out ( $I/O_0$ – $I/O_7$ ); $I/O_8$ – $I/O_{15}$ in High Z	Read
L	H	H	L	L	H	Data Out ( $I/O_8$ – $I/O_{15}$ ); $I/O_0$ – $I/O_7$ in High Z	Read
L	H	H	H	L	L	High Z	Deselect/Output Disabled
L	H	H	H	H	L	High Z	Deselect/Output Disabled
L	H	H	H	L	H	High Z	Deselect/Output Disabled
L	H	L	X	L	L	Data In ( $I/O_0$ – $I/O_{15}$ )	Write
L	H	L	X	H	L	Data In ( $I/O_0$ – $I/O_7$ ); $I/O_8$ – $I/O_{15}$ in High Z	Write
L	H	L	X	L	H	Data In ( $I/O_8$ – $I/O_{15}$ ); $I/O_0$ – $I/O_7$ in High Z	Write

## Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
70	CY62135V-WAF	TBD	Wafer Boxes	Industrial
70	CY62135V18-WAF	TBD	Wafer Boxes	Industrial

Shaded areas contain advance information.

Document #: 38-00870