

1024K x 8 MoBL Static RAM

Features

- **Low voltage range:**
 - CY62158CV25: 2.2V–2.7V
 - CY62158CV30: 2.7V–3.3V
 - CY62158CV33: 3.0V–3.6V
- **Ultra low active power**
- **Low standby power**
- **Automatic power-down when deselected**
- **CMOS for optimum speed/power**

Functional Description

The CY62158CV25/30/33 are high-performance CMOS static RAMs organized as 1024K words by 8 bits. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life™ (MoBL™) in portable applications such as cellular telephones. The device also has an automatic power-down feature that significantly reduces power consumption by 80% when addresses

are not toggling. The device can be put into standby mode when deselected ($\overline{\text{CE}}_1$ HIGH or $\overline{\text{CE}}_2$ Low).


Writing to the device is accomplished by taking **Chip Enable** (CE₁ LOW and CE₂ HIGH) and **Write Enable** (WE) inputs LOW. Data on the eight I/O pins (I/O₀ through I/O₇) is then written into the location specified on the address pins (A₀ through A₁₈).

Reading from the device is accomplished by taking Chip Enable (\overline{CE}_1 LOW and \overline{CE}_2 HIGH) and Output Enable (\overline{OE}) LOW while forcing Write Enable (\overline{WE}) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins (I/O₀ through I/O₇) are placed in a high-impedance state when the device is deselected (CE₁ LOW and CE₂ HIGH), the outputs are disabled (OE HIGH), or during a write operation (CE₁ LOW and CE₂ HIGH and WE LOW).


The CY62158CV25/30/33 are available in a 48-ball FBGA package, DNU* on ball E3 is a “Do Not Use” pin, connecting to V_{SS} will not affect performance.

Logic Block Diagram



MoBL and More Battery Life are trademarks of Cypress Semiconductor Corporation

Pin Configurations



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature -65°C to $+150^{\circ}\text{C}$

Ambient Temperature with
Power Applied 55°C to $+125^{\circ}\text{C}$

Supply Voltage to Ground Potential -0.5V to $+4.6\text{V}$

DC Voltage Applied to Outputs

in High Z State^[1] -0.5V to $V_{CC} + 0.5\text{V}$

DC Input Voltage^[1] -0.5V to $V_{CC} + 0.5\text{V}$

Output Current into Outputs (LOW) 20 mA

Static Discharge Voltage $>2001\text{V}$
(per MIL-STD-883, Method 3015)

Latch-Up Current $>200\text{ mA}$

Operating Range

Product	Range	Ambient Temperature	V _{CC}
CY62158CV25	Industrial	-40°C to $+85^{\circ}\text{C}$	2.2V to 2.7V
CY62158CV30			2.7V to 3.3V
CY62158CV33			3.0V to 3.6V

Product Portfolio

Product	V _{CC} Range			Speed	Power Dissipation (Industrial)					
					Operating (I _{CC})				Standby (I _{SB2})	
					55 ns		70 ns			
	Min.	Typ. ^[1]	Max.		Typ. ^[1]	Max.	Typ. ^[1]	Max.	Typ. ^[1]	Max.
CY62158CV25	2.2V	2.5V	2.7V	55,70 ns	12 mA	25 mA	7 mA	15 mA	6 μA	25 μA
CY62158CV30	2.7V	3.0V	3.3V	55,70 ns	12 mA	25 mA	7 mA	15 mA	8 μA	25 μA
CY62158CV33	3.0V	3.3V	3.6V	55,70 ns	12 mA	25 mA	7 mA	15 mA	10 μA	30 μA

1. $V_{IL(min.)} = -2.0\text{V}$ for pulse durations less than 20 ns. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC(typ.)}$, $T_A = 25^{\circ}\text{C}$.

Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions		CY62158CV25-55			CY62158CV25-70			Unit
				Min.	Typ. ^[1]	Max.	Min.	Typ. ^[1]	Max.	
V _{OH}	Output HIGH Voltage	I _{OH} = -0.1 mA	V _{CC} = Min.	2.0			2.0			V
V _{OL}	Output LOW Voltage	I _{OL} = 0.1 mA	V _{CC} = Min. V			0.4			0.4	V
V _{IH}	Input HIGH Voltage			1.8		V _{CC} + 0.3V	1.8		V _{CC} + 0.3V	V
V _{IL}	Input LOW Voltage			-0.3		0.6	-0.3		0.6	V
I _{IX}	Input Load Current	GND ≤ V _I ≤ V _{CC}		-1		+1	-1		+1	μA
I _{OZ}	Output Leakage Current	GND ≤ V _O ≤ V _{CC} , Output Disabled		-1		+1	-1		+1	μA
I _{CC}	V _{CC} Operating Supply Current	I _{OUT} = 0 mA, (f = f _{MAX} = 1/t _{RC}) CMOS Levels	V _{CC} = 2.7V		12	25		7	15	mA
		I _{OUT} = 0 mA, f = 1 MHz CMOS Levels			1	2		1	2	mA
I _{SB1}	Automatic CE Power-Down Current— CMOS Inputs	$\overline{CE}_1 \geq V_{CC} - 0.3V$ or $CE_2 \leq 0.3V$ $V_{IN} \geq V_{CC} - 0.3V$ or $V_{IN} \leq 0.3V$, $f = f_{max}$ (Address and Data Only), $f = 0$ (OE, WE)			6	25		6	25	μA
I _{SB2}	Automatic CE Power-Down Current— CMOS Inputs	$\overline{CE} \geq V_{CC} - 0.3V$ $V_{IN} \geq V_{CC} - 0.3V$ or $V_{IN} \leq 0.3V, f = 0$	LL							

Parameter	Description	Test Conditions		CY62158CV30-55			CY62158CV30-70			Unit
				Min.	Typ. ^[1]	Max.	Min.	Typ. ^[1]	Max.	
V _{OH}	Output HIGH Voltage	I _{OH} = -1.0 mA	V _{CC} = Min.	2.4			2.4			V
V _{OL}	Output LOW Voltage	I _{OL} = 2.1 mA	V _{CC} = Min. V			0.4			0.4	V
V _{IH}	Input HIGH Voltage			2.2		V _{CC} + 0.5V	2.2		V _{CC} + 0.5V	V
V _{IL}	Input LOW Voltage			-0.3		0.8	-0.3		0.8	V
I _{IX}	Input Load Current	GND ≤ V _I ≤ V _{CC}		-1		+1	-1		+1	μA
I _{OZ}	Output Leakage Current	GND ≤ V _O ≤ V _{CC} , Output Disabled		-1		+1	-1		+1	μA
I _{CC}	V _{CC} Operating Supply Current	I _{OUT} = 0 mA, (f = f _{MAX} = 1/t _{RC}) CMOS Levels	V _{CC} = 3.3V		12	25		7	15	mA
		I _{OUT} = 0 mA, f = 1 MHz CMOS Levels			1	2		1	2	mA
I _{SB1}	Automatic CE Power-Down Current— CMOS Inputs	$\overline{CE}_1 \geq V_{CC} - 0.3V$ or $CE_2 \leq 0.3V$ $V_{IN} \geq V_{CC} - 0.3V$ or $V_{IN} \leq 0.3V$, $f = f_{max}$ (Address and Data Only), $f = 0$ (OE, WE)			8	25		8	25	μA
I _{SB2}	Automatic CE Power-Down Current— CMOS Inputs	$\overline{CE} \geq V_{CC} - 0.3V$ $V_{IN} \geq V_{CC} - 0.3V$ or $V_{IN} \leq 0.3V, f = 0$	LL							

Parameter	Description	Test Conditions		CY62158CV33-55			CY62158CV33-70			Unit
				Min.	Typ. ^[1]	Max.	Min.	Typ. ^[1]	Max.	
V _{OH}	Output HIGH Voltage	I _{OH} = -1.0 mA	V _{CC} = Min.	2.4			2.4			V
V _{OL}	Output LOW Voltage	I _{OL} = 2.1 mA	V _{CC} = Min. V			0.4			0.4	V
V _{IH}	Input HIGH Voltage			2.2		V _{CC} + 0.5V	2.2		V _{CC} + 0.5V	V
V _{IL}	Input LOW Voltage			-0.3		0.8	-0.3		0.8	V
I _{IX}	Input Load Current	GND ≤ V _I ≤ V _{CC}		-1		+1	-1		+1	μA
I _{OZ}	Output Leakage Current	GND ≤ V _O ≤ V _{CC} , Output Disabled		-1		+1	-1		+1	μA
I _{CC}	V _{CC} Operating Supply Current	I _{OUT} = 0 mA, (f = f _{MAX} = 1/t _{RC}) CMOS Levels	V _{CC} = 3.6V		12	25		7	15	mA
		I _{OUT} = 0 mA, f = 1 MHz CMOS Levels			1	2		1	2	mA
I _{SB1}	Automatic CE Power-Down Current— CMOS Inputs	$\overline{CE}_1 \geq V_{CC} - 0.3V$ or $CE_2 \leq 0.3V$ $V_{IN} \geq V_{CC} - 0.3V$ or $V_{IN} \leq 0.3V$, $f = f_{max}$ (Address and Data Only), $f = 0$ (OE, WE)			10	30		10	30	μA
I _{SB2}	Automatic CE Power-Down Current— CMOS Inputs	$\overline{CE} \geq V_{CC} - 0.3V$ $V_{IN} \geq V_{CC} - 0.3V$ or $V_{IN} \leq 0.3V$, f = 0	LL							

Capacitance

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	T _A = 25°C, f = 1 MHz, V _{CC} = V _{CC(typ.)}	6	pF
C _{OUT}	Output Capacitance		8	pF



Thermal Resistance

Description	Test Conditions	Symbol	BGA	Unit
Thermal Resistance ^[2] (Junction to Ambient)	Still Air, soldered on a 4.25 x 1.125 inch, 4-layer printed circuit board	Θ _{JA}	55	°C/W
Thermal Resistance ^[2] (Junction to Case)		Θ _{JC}	16	°C/W


Note:

- Tested initially and after any design or process changes that may affect these parameters.

AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT




Parameters	2.5V	3.0V	3.3V	Unit
R1	16.6	1.105	1.105	KΩ
R2	15.4	1.550	1.550	KΩ
R_{TH}	8	0.645	0.645	KΩ
V_{TH}	1.20	1.75	1.75	V

Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions	Min.	Typ. ^[1]	Max.	Unit
V_{DR}	V_{CC} for Data Retention		1.5		V_{CCmax}	V
I_{CCDR}	Data Retention Current	$V_{CC} = 1.5V$ $CE \geq V_{CC} - 0.3V$, $V_{IN} \geq V_{CC} - 0.3V$ or $V_{IN} \leq 0.3V$ No input may exceed $V_{CC} + 0.3V$	LL	3	10	μA
$t_{CDR}^{[2]}$	Chip Deselect to Data Retention Time		0			ns
$t_R^{[3]}$	Operation Recovery Time		70			ns

Data Retention Waveform



Note:




- Full Device AC operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min)}$ $\geq 50 \mu s$ or stable at $V_{CC(min)}$ $\geq 50 \mu s$.
- CE_x is the combinational output of CE_1 and CE_2 .

Switching Characteristics Over the Operating Range^[5]



Parameter	Description	55 ns		70 ns		Unit
		Min.	Max.	Min.	Max.	
READ CYCLE						
t _{RC}	Read Cycle Time	55		70		ns
t _{AA}	Address to Data Valid		55		70	ns
t _{OHA}	Data Hold from Address Change	10		10		ns
t _{ACE}	\overline{CE} LOW to Data Valid		55		70	ns
t _{DOE}	\overline{OE} LOW to Data Valid		25		35	ns
t _{LZOE}	\overline{OE} LOW to Low Z ^[6]	5		5		ns
t _{HZOE}	\overline{OE} HIGH to High Z ^[7]		20		25	ns
t _{LZCE}	\overline{CE} LOW to Low Z ^[6]	10		10		ns
t _{HZCE}	\overline{CE} HIGH to High Z ^[6, 7]		20		25	ns
t _{PU}	\overline{CE} LOW to Power-Up	0		0		ns
t _{PD}	\overline{CE} HIGH to Power-Down		55		70	ns
WRITE CYCLE ^[8, 9]						
t _{WC}	Write Cycle Time	55		70		ns
t _{SCE}	\overline{CE} LOW to Write End	45		60		ns
t _{AW}	Address Set-Up to Write End	45		60		ns
t _{HA}	Address Hold from Write End	0		0		ns
t _{SA}	Address Set-Up to Write Start	0		0		ns
t _{PWE}	\overline{WE} Pulse Width	45		50		ns
t _{SD}	Data Set-Up to Write End	30		30		ns
t _{HD}	Data Hold from Write End	0		0		ns
t _{HZWE}	\overline{WE} LOW to High Z ^[6, 7]		20		25	ns
t _{LZWE}	\overline{WE} HIGH to Low Z ^[6]	5		10		ns

Notes:

- Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to $V_{CC(typ.)}$, and output loading of the specified I_{OL}/I_{OH} and 30 pF load capacitance.
- At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZOE} is less than t_{LZOE} , and t_{HZWE} is less than t_{LZWE} for any given device.
- t_{HZOE} , t_{HZCE} , and t_{HZWE} are specified with $C_L = 5$ pF as in part (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.
- The internal write time of the memory is defined by the overlap of CE_1 LOW, CE_2 HIGH and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
- The minimum write cycle time for Write Cycle #3 (WE controlled, OE LOW) is the sum of t_{HZWE} and t_{SD} .

Switching Waveforms
Read Cycle No. 1^[10, 11]

Read Cycle No. 2 (\overline{OE} Controlled)^[11, 12]

Write Cycle No. 1 (\overline{CE}_1 or CE_2 Controlled)^[8, 13, 14]

Notes:

10. Device is continuously selected. \overline{OE} , $\overline{CE}_1 = V_{IL}$, $CE_2 = V_{IH}$.
11. \overline{WE} is HIGH for read cycle.
12. Address valid prior to or coincident with \overline{CE}_1 transition LOW and CE_2 transition HIGH.
13. Data I/O is high impedance if $\overline{OE} = V_{IH}$.
14. If \overline{CE}_1 goes HIGH or CE_2 goes LOW simultaneously with \overline{WE} HIGH, the output remains in a high-impedance state.
15. During this period, the I/Os are in output state and input signals should not be applied.



Switching Waveforms (continued)
Write Cycle No. 2 (\overline{WE} Controlled, \overline{OE} HIGH During Write)^[8, 13, 14]

Write Cycle No. 3 (\overline{WE} Controlled, \overline{OE} LOW)^[9, 14]


Typical DC and AC Characteristics
Truth Table

\overline{CE}_1	\overline{CE}_2	\overline{WE}	\overline{OE}	Inputs/Outputs	Mode	Power
H	X	X	X	High Z	Deselect/Power-Down	Standby (I_{SB})
X	L	X	X	High Z	Deselect/Power-Down	Standby (I_{SB})
L	H	H	L	Data Out (I/O_0 - I/O_{15})	Read	Active (I_{CC})
L	H	H	H	High Z	Output Disabled	Active (I_{CC})
L	H	L	X	Data in (I/O_0 - I/O_{15})	Write	Active (I_{CC})

Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
70	CY62158CV25LL-70BAI	BA48C	48-Ball Fine Pitch BGA	Industrial
	CY62158CV30LL-70BAI			
	CY62158CV33LL-70BAI			
55	CY62158CV25LL-55BAI			
	CY62158CV30LL-55BAI			
	CY62158CV33LL-55BAI			

Package Diagrams
Top View

Bottom View




ADVANCE INFORMATION

CY62158CV25/30/33

MoBL™

Document Title: CY62158CV25/30/33 MoBL™, 1024K x 8 MoBL Static RAM
Document Number: 38-05019

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	106361	05/22/01	MGN	New Data Sheet
*A	107773	07/16/01	MGN	Add 55 ns Bin