



CYPRESS

## Introduction to Cypress SRAMs

### Abstract

An SRAM is a memory element that is a key part of the core of many systems. Most high-performance systems have SRAMs in them. SRAM stands for Static Random Access Memory. SRAMs differ in many respects from other kinds of memories. The difference comes from the implementation of the memory structure in SRAMs. This application note is intended to give a first-time reader an introduction to SRAM basics and the different kinds of SRAMs. This is not intended to be a design guide on SRAMs.

### SRAMs An Introduction

Most systems contain the following kinds of memories:

- a. PROM
- b. EPROM
- c. EEPROM / Flash
- d. DRAM
- e. SRAM

PROMs, EPROMs and Flash memories come under the category of non-volatile memories. Non-volatile memories are devices which will store data even when the power to the device is removed. PROMs, EPROMs, and Flash memories differ in the technology used and method by which the user reprograms the device and the method by which the user erases the data in the memory device.

DRAM stands for Dynamic Random Access Memory. These devices can be randomly accessed during reads. The word dynamic is used to describe these device, because if the data in the memory device is not periodically accessed or refreshed, it will be lost.

Static Random Access Memory (SRAM), on the other hand, describes memory devices whose data will be stored as long as power is applied to the device. SRAMs allow the user to store data in the memory without any kind of extra processing or refreshing, and data will remain in the SRAM once it has been written there, as long as the power supply to the device is maintained. If the power is ever removed, all data that was stored in the SRAM will be lost. This places SRAM in the volatile division of memories, which includes DRAM as well.

SRAMs are differentiated from their other memory counterparts by the type of the memory cell. Nearly all SRAMs either use a 4-transistor or a 6-Transistor Memory Cell. These cell structures allow data to be stored for an indefinite amount of time in the device. *Figure 1* below shows the 4-transistor and the 6-transistor cell together. (These are usually referred to as

the 4-T and the 6-T cells, respectively.) The SRAM cell is formed by two cross-coupled inverters.




Figure 1. The 4-T and the 6-T memory cells

System evolution over time has led to the creation of different types of SRAMs. The next section goes into the details of the different kinds of SRAMs and their applications.

### Types of SRAM

SRAMs basically come in two different flavors: synchronous and asynchronous.

Synchronous SRAMs are devices that are synchronized with an external signal called a clock. The device will read and write information into the memory only on particular states of the clock. The particular state of interest is when the clock switches, i.e., when it goes from either LOW-to-HIGH ("rising edge"), or from HIGH-to-LOW ("falling edge").

Asynchronous SRAMs, on the other hand, do not depend on the state of a clock. They will begin to read or write information into the memory as soon as it receives the instruction to do so.

Because asynchronous devices are slightly easier to understand, we will look at them first. These devices are typically subdivided into two different categories, based on their access time, which is the total time it takes the device to output data after receiving a read instruction.

## Asynchronous SRAM

### a) Fast Asynchronous SRAMs

These are devices that typically operate in the sub–35 ns region. These consume a lot of power and are typically used in older systems. They are often used in buffer memory applications, Tag RAM for PC caches, etc.

Fast asynchronous SRAMs have been used for a long time and the market for these devices has matured to a stable level. The density range for these types of SRAMs is from the sub 4K to 4 Mb and have data words that are mostly configured as x4, x8, or x16. (This is the size in bits that each memory location can store.)

### b) Slow Asynchronous SRAMs

These are devices that typically operate in the 55-ns and slower speed range. These SRAMs are typically designed to consume very low power and are used in applications where power is a major concern. Applications for these SRAMs include cellular phones, PDAs, radios, pagers, etc. In these applications, these devices are used for temporary data storage, as well as scratch pad applications.

Although slow SRAMs have also been around for years, the recent surge in cell phone sales has expanded the market for these devices.

The density range for these SRAMs is usually from 256K to 8 Mb and are mostly configured with word widths of 8 and 16 bits.

## Synchronous SRAMs

The fastest growing segment of SRAMs are synchronous SRAMs. Synchronous SRAMs come in many flavors. As was mentioned earlier, these devices' access to the memory is aligned to clock edges. Unlike asynchronous devices, synchronous SRAMs have internal registers, which latch the inputs on every clock edge (either rising or falling) and, depending on the implementation, will sometimes have registers on the data output lines.

The following is a simplistic listing of the types of Synchronous SRAMs. Obviously, there are far more variations of synchronous SRAMs than asynchronous SRAMs!

### a) Single Data Rate SRAMs

- i) Pipelined vs. Flowthrough SRAMs
- ii) Burst SRAMs
- iii) Network SRAMs - NoBL™ / ZBT™ SRAMs

### b) Double Data Rate SRAMs

- i) Standard DDR SRAMs
- ii) QDR™ SRAMs

### c) NetRAM™

#### Single Data Rate Synchronous SRAMs

These are synchronous SRAMs where one word of data is transferred between the SRAMs and the controller in a given clock cycle.

SDR SRAMs differ in their implementations. Every implementation is optimized for the end application. Below are some various implementations for SDR SRAMs.

#### Pipelined vs. Flowthrough

All synchronous SRAMs have input registers, which will latch in the control signals, address, and data on the clock's rising edge. An SRAM can also have output registers, which we will discuss briefly here.

A pipelined synchronous SRAM is one which has output registers. In other words, the output data will be clocked into a register before it is sent onto the data lines. It adds one clock cycle to the process of doing a read. For pipelined SRAMs, a write occurs in one clock cycle, while a read occurs in two.

A flowthrough SRAM, on the other hand, does not have output registers. Data that is sent out from the memory array is immediately placed on the external data lines. For a flowthrough synchronous SRAM, a write again takes one cycle, while a read will only take one cycle as well.

#### Burst SRAMs

These are SRAMs that were optimized for usage in PC cache applications. In many computer systems, it is beneficial to store as much data into the SRAM as possible so as to avoid multiple accesses. This becomes useful when several data words are accessed in a predefined sequence. A "burst" is an added feature which lets the memory use an internal counter to increment the address that was latched into the SRAM. Therefore, it is possible to retrieve up to four words of data from the memory on one command. Burst SRAMs can be pipelined or flowthrough. In either case, a burst SRAM will output data on every clock cycle. (A four-word burst will output data over 4 clock cycles.) The burst is activated by an input pin called "advance," usually abbreviated ADV.

#### Network SRAMs — NoBL / ZBT SRAMs

Another type of SDR SRAMs are networking SRAMs, or NoBL/ZBT SRAMs. NoBL stands for "No Bus Latency.™" These SRAMs are designed for systems that require interleaved reads and writes. In regular synchronous SRAM (non-NoBL), a data hazard can occur when a write follows a read since write data would be placed on the bus on the same clock edge when the SRAM is trying to place the read data on the data lines. (For more on this, please refer to the application note on bus contention.) NoBL SRAMs make doing such interleaved instructions possible. Otherwise, an additional "wait state" would have to be added to allow the read to finish before executing the write. Eliminating these wait states make NoBL SRAMs very attractive in networking applications, where maximum bus efficiency is extremely important.

#### Double Data Rate Synchronous SRAMs

These SRAMs can transfer two words of data in a given cycle. One data word is transferred on the rising edge of the clock, and one data word is transferred on the falling edge.

#### DDR SRAMs

Standard DDR SRAMs are variations of common I/O devices. These are standard pipelined SRAMs with the data lines operating at double the clock frequency.

These are generally used in very high performance (work-station and server) cache applications.

### **QDR SRAMs**

QDR is a family of synchronous SRAMs with an innovative architecture designed especially for high-performance networking systems by the QDR co-development team.

QDR stands for Quad Data Rate, which effectively means that 4 words of data can be transferred through the SRAM in a single clock cycle. QDR SRAMs have two independent ports (the read port and the write port). Each of these ports transfers data in a double data rate fashion. In addition, both ports can operate simultaneously. Therefore, up to two words can be written into the device and up to 2 words can be read from the device at the same time; hence, the Quad Data Rate name. The QDR Family includes two devices, which differ by the number of data words that will burst on every access.

Much like NoBL SRAMs, applications such as ATM switches and routers will benefit from simultaneous reads and writes that can be done on the SRAM with no latency and the data through the SRAM is guaranteed even for simultaneous access to the same address location.

### **NetRAM**

NetRAM is another SRAM designed for networking applications. These devices allow concurrent reads and writes into the memory array. The device consists of a normal SRAM array with two ports each with independent address, data, and control buses. These SRAMs are useful in switching applications.

### **Conclusion**

Cypress Semiconductor is one of the leading suppliers of Static Random Access Memories, and offers a broad selection of SRAMs to our customers. As the need for high bandwidth increases due to high-performance networking and communication applications, Cypress has answered the call with some of the most intriguing technology in the SRAM market, including the revolutionary Quad Data Rate™, NoBL™ and MoBL™ SRAMs.

NoBL and MoBL are trademarks of Cypress Semiconductor.

QDR is the trademark of the QDR Consortium comprised of Cypress, IDT, Micron, NEC and Samsung

NetRAM is the trademark of Motorola.