

# Programmable Micropower Hex Translator/Receiver/Driver

## FEATURES

- Efficiently Translate Voltage Levels
- Internal Hysteresis for Noise Immunity
- Output Latches Included
- Three-State Outputs
- Programmable Power/Speed
- Power can be Completely Shut Off
- $\pm 50V$  on Inputs with External  $100k\Omega$  Limit Resistor
- $1.2\mu s$  Response at  $100\mu A$  Supply Current

## APPLICATIONS

- TTL/CMOS to  $\pm 5V$  Analog Switch Drive
- TTL to CMOS (3V to 15V  $V_{CC}$ )
- ECL to CMOS (3V to 15V  $V_{CC}$ )
- Ground Isolation Buffer
- Low Power RS232 Line Receiver



## DESCRIPTION

The LTC1045 is a hex level translator manufactured using Linear Technology's enhanced LTCMOS<sup>TM</sup> silicon gate process. It consists of six high speed comparators with output latches and three-state capability. Each comparator's plus input is brought out separately. The minus inputs of comparators 1-4 are tied to  $V_{TRIP1}$  and 5-6 are tied to  $V_{TRIP2}$ .

The  $I_{SET}$  pin has several functions. When taken to  $V^+$  the outputs are latched and power is completely shut off. Power/speed can be programmed by connecting  $I_{SET}$  to  $V^-$  through an external resistor.

LTCMOS<sup>TM</sup> is a trademark of Linear Technology Corp.

**Flat Ribbon Cable Driver/Receiver**



## ABSOLUTE MAXIMUM RATINGS

(Notes 1 and 2)

Total Supply Voltage ( $V^+$ , $V_{OH}$ to $V^-$ , $V_{OL}$ )	18V
Output High Voltage ( $V_{OH}$ )	$\leq V^+$
Input Voltage	18V to $V^- - 0.3V$
Operating Temperature Range	
LTC1045C	$-40^\circ\text{C}$ to $85^\circ\text{C}$
LTC1045M	$-55^\circ\text{C}$ to $125^\circ\text{C}$
Storage Temperature Range	$-55^\circ\text{C}$ to $150^\circ\text{C}$
Lead Temperature (Soldering, 10 sec)	$300^\circ\text{C}$
Output Short Circuit Duration	
( $V_{OH} - V_{OL} \leq 10V$ )	Continuous
ESD (MIL-STD-883, Method 3015.1)	2000V

## PACKAGE/ORDER INFORMATION

TOP VIEW		ORDER PART NUMBER
		LTC1045MJ LTC1045CJ LTC1045CN
J20 PACKAGE HERMETIC DIP	N20 PACKAGE PLASTIC DIP	

## ELECTRICAL CHARACTERISTICS

(Note 3)  $V^+ = V_{OH} = 5V$ ,  $V^- = V_{OL} = 0V$ ,  $T_A = 25^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	LTC1045M			LTC1045C			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
$I_B$	Input Bias Current	$V^- \leq V_{IN} \leq V^+$		$\pm 1$			$\pm 1$		nA
	Trip Voltage Range (Pin 8 and Pin 9)		$V^-$		$V^+ - 2$	$V^-$		$V^+ - 2$	V
$I_S$	$V^+$ to $V^-$ Supply Current	DISABLE = $V^+$ , $R_{SET} = 10k$		2.5	3.5		2.5	3.5	mA
					5.0			4.5	mA
$I_{OFF}$	$V^+$ to $V^-$ Supply Current in Shutdown	DISABLE = $I_{SET} = V^+$		10			10		nA
					5			1	$\mu\text{A}$
$V_{REF}$	Voltage on $I_{SET}$ (Pin 12)	$R_{SET} = 10k$		0.9			0.9		V
			0.5		1.4	0.6		1.25	V
$V_{OH}$	TTL Output High Voltage	$I_{OUT} = -360\mu\text{A}$ , $V^+ = 4.5V$	2.4	4.4		2.4	4.4		V
$V_{OL}$	TTL Output Low Voltage	$I_{OUT} = 1.6\text{mA}$ , $V^+ = 4.5V$		0.2	0.4		0.2	0.4	V
$I_{SINK}$	Output Short Circuit Sink Current	$V_{IN} = V_{TRIP} - 100\text{mV}$ , $V_{OUT} = V^+$	8.5	15		7.5	15		mA
			5.5			5.5			mA
$I_{SOURCE}$	Output Short Circuit Source Current	$V_{IN} = V_{TRIP} + 100\text{mV}$ , $V_{OUT} = V^-$	4.5	8.0		4.0	8.0		mA
			3.2			3.2			mA
$I_{OZ}$	Three-State Leakage Current	DISABLE = $V^+$ , $V_{OL} \leq V_{OUT} \leq V_{OH}$		0.005			0.005		$\mu\text{A}$
					1			1	$\mu\text{A}$
$R_{OH}$	Output Resistance to $V_{OH}$	$ I_{OUT}  \leq 100\mu\text{A}$		260	400		260	475	$\Omega$
					600			600	$\Omega$
$R_{OL}$	Output Resistance to $V_{OL}$	$ I_{OUT}  \leq 100\mu\text{A}$		100	150		100	180	$\Omega$
					250			250	$\Omega$
	$I_{SET}$ Voltage for Shutdown		$V^+ - 0.5$			$V^+ - 0.5$			V
$V_{IH}$	DISABLE Input Logic Levels	$V^+ = 4.5V$ , $V^- = 0V$	2.0			2.0			V
$V_{IL}$		$V^+ = 5.5V$ , $V^- = 0V$			0.8			0.8	V
	Input Supply Differential ( $V^+ - V^-$ ) (Note 3)		4.5		15	4.5		15	V
	Output Supply Differential ( $V_{OH} - V_{OL}$ ) (Note 3)		3		15	3		15	V

## AC ELECTRICAL CHARACTERISTICS

$V^+ = V_{OH} = 5V$ ,  $V^- = V_{OL} = 0V$ ,  $T_A = 25^\circ C$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	LTC1045M			LTC1045C			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
$t_d$	Response Time	Test Circuit Figure 1 $R_{SET} = 10k$ , $\pm 100mV$ Drive			200 350			250 350	ns ns
$t_{SETUP}$	Time Before Rising Edge of $I_{SET}$ that Data Must be Present	Test Circuit Figure 2		80			80		ns
$t_{HOLD}$	Time After Rising Edge of $I_{SET}$ that Data Must be Present	Test Circuit Figure 2		0			0		ns
$t_{ACC}$	Falling Edge of DISABLE to Logic Level (from Hi-Z State)	Test Circuit Figure 3		165			165		ns
$t_{IH}$ , $t_{OH}$	Rising Edge of DISABLE to Hi-Z State	Test Circuit Figure 3		200			200		ns

The ● denotes the specifications which apply over the full operating temperature range.

**Note 1:** Absolute Maximum Ratings are those values beyond which the life of the device may be impaired.

**Note 2:** The maximum differential voltage between any two power pins ( $V^+$ ,  $V^-$ ,  $V_{OH}$  and  $V_{OL}$ ) must not exceed 18V. The maximum recommended operating differential is 15V.

**Note 3:** During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must not cause a supply differential to exceed the absolute maximum rating.

## TEST CIRCUITS




Figure 1. Response Time Test Circuit




Figure 2. Latch Test Circuit










Figure 3. Three-State Output Test Circuit,  
Conditions:  $V^+ = 5V$ ,  $V^- = 0V$ ,  $V_{OH} = 5V$ ,  $V_{OL} = 0V$




## TYPICAL PERFORMANCE CHARACTERISTICS



## PIN DESCRIPTION

Pin	Name	Description	Pin	Name	Description
1	$V_{\text{OH}}$	High level to which the output switches	11	$V_{\text{OL}}$	Comparator negative supply
2-7	INPUT	Six comparator inputs; voltage range = $V^-$ to $V^- + 18\text{V}$	12	$I_{\text{SET}}$	This pin has three functions <ol style="list-style-type: none"> <li>1) <math>R_{\text{SET}}</math> from this pin to <math>V^-</math> sets bias current</li> <li>2) When forced to <math>V^+</math> power is shut off completely</li> <li>3) When forced to <math>V^+</math> outputs are latched</li> </ol>
8	$V_{\text{TRIP2}}$	Trip point for first four comparators (inputs 1-4); voltage range = $V^-$ to $V^+ - 2\text{V}$	13	DISABLE	When high outputs are Hi-Z
9	$V_{\text{TRIP1}}$	Trip point for last two comparators (inputs 5-6); voltage range = $V^-$ to $V^+ - 2\text{V}$	14-19	OUTPUT	Six driver outputs
10	$V^-$	Low level to which the output switches	20	$V^+$	Comparator positive supply

## BLOCK DIAGRAM



## APPLICATIONS INFORMATION

The LTC1045 consists of six voltage translators and associated control circuitry, see Block Diagram. Each translator has a linear comparator input stage with the positive input brought out separately. The negative inputs of the first four comparators are tied in common to  $V_{TRIP1}$  and the negative inputs of the last two comparators are tied in common to  $V_{TRIP2}$ . With these inputs the switching point of the comparators can be set anywhere within the common-mode range of  $V^-$  to  $V^+ - 2V$ . To improve noise immunity each comparator has a small built-in hysteresis. Hysteresis varies with bias current from 7mV at low bias current to 20mV at high bias current (see typical curve of Hysteresis vs  $R_{SET}$ ).

### Setting the Bias Current

Unlike CMOS logic, any linear CMOS circuit must draw some quiescent current. The bias generator (Block Diagram) allows the quiescent current of the comparators to be varied. Bias current is programmed with an external resistor (see typical curve of  $I^+$  vs  $R_{SET}$ ). As the bias current is decreased, the LTC1045 slows down (see typical curve of Delay Time vs  $R_{SET}$ ).

### Shutting Power Off and Latching the Outputs

In addition to setting the bias current, the  $I_{SET}$  pin shuts power completely off and latches the translator outputs. To do this, the  $I_{SET}$  pin must be forced to  $V^+ - 0.5V$ . As shown in Figure 4, a CMOS gate or a TTL gate with a resistor pull-up does this quite nicely. Even though power is

turned off to the linear circuitry, the CMOS output logic is powered and maintains the output state. With no DC load on the output, power dissipation, for all practical purposes, is zero.

**PN** Latching the output is fast—typically 80ns from the rising edge of  $I_{SET}$ . Going from the latched to flow through state is much slower—typically 1.5 $\mu$ s from the falling edge of  $I_{SET}$ . This time is set by the comparator's power up time. During the power up time, the output can assume false states. To avoid problems, the output should not be considered valid until 2 $\mu$ s to 5 $\mu$ s after the falling edge of  $I_{SET}$ .

### PN Putting the Outputs in Hi-Z State

**PN** A DISABLE input sets the six outputs to a high impedance state. This allows the LTC1045 to be interfaced to a data bus. When  $DISABLE = "1"$  the outputs are high impedance and when  $DISABLE = "0"$  they are active. With TTL supplies,  $V^+ = 4.5V$  to 5.5V and  $V^- = GND$ , the DISABLE input is TTL compatible.

### PN Power Supplies

**PN** There are four power supplies on the LTC1045:  $V^+$ ,  $V^-$ ,  $V_{OH}$  and  $V_{OL}$ . They can be connected almost arbitrarily, but there are a few restrictions. A minimum differential must exist between  $V^+$  and  $V^-$  and  $V_{OH}$  and  $V_{OL}$ . The  $V^+$  to  $V^-$  differential must be at least 4.5V and the  $V_{OH}$  to  $V_{OL}$  differential must be at least 3.0V. Another restriction is caused by the internal parasitic diode D1 (see Figure 5).




Figure 4. Driving the  $I_{SET}$  Pin with Logic




Figure 5. Output Driver

## APPLICATIONS INFORMATION

Because of this diode,  $V_{OH}$  must not be greater than  $V^+$ . Lastly the maximum voltage between any two power supply pins must not exceed 15V operating or 18V absolute maximum. For example, if  $V^+ = 5V$ ,  $V^-$  or  $V_{OL}$  should be no more negative than  $-10V$ . Note that  $V_{OL}$  should not be more negative than  $-10V$  even if the  $V_{OH}$  to  $V_{OL}$  differential does not exceed the 15V maximum. In this case the  $V^+$  to  $V_{OL}$  differential sets the limit.

### Input Voltage

The LTC1045 has no upper clamp diodes as do conventional CMOS circuits. This allows the inputs to exceed the  $V^+$  supply. The inputs will break down approximately 30V above the  $V^-$  supply. If the input current is limited with 100k $\Omega$ , the input voltage can be driven to at least  $\pm 50V$  with no adverse effects for any combination of allowed

power supply voltages. Output levels will be correct even under these conditions (i.e., if the input voltage is above the trip point, the output will be high and if it is below, the output will be low).

### Output Drive

Output drive characteristics of the LTC1045 will vary with the power supply voltages that are chosen. Output impedance is affected by  $V^+$ ,  $V_{OH}$  and  $V_{OL}$ .  $V^-$  has no effect on output impedance. Guaranteed drive characteristics are specified in the table of electrical characteristics for  $V^+ = V_{OH} = 5V$  and  $V^- = V_{OL} = 0V$ . Figures 6 and 7 show relative output impedance for other supply combinations. In general, output impedance is minimized if  $V^+$  to  $V_{OL}$  is maximized and  $V_{OH}$  to  $V_{OL}$  is maximized.




Figure 6. Relative Output Sourcing Resistance ( $R_{OH}$ ) vs  $V^+ - V_{OH}$






Figure 7. Relative Output Sinking Resistance ( $R_{OL}$ ) vs  $V_{OH} - V_{OL}$

## TYPICAL APPLICATIONS

### ECL to CMOS/TTL Logic



### TTL/CMOS ( $V_{CC} = 5V$ ) to High Voltage CMOS ( $V_{CC} = 15V$ )




[illegible]




[illegible]

## TYPICAL APPLICATIONS

 $\pm 5V$  Analog Switch Driver

Coax Cable Driver/Receiver




RCV OUT (5V/DIV)

RCV IN (1V/DIV)

XMIT OUT (1V/DIV)


XMIT IN (5V/DIV)



200ns/DIV


## TYPICAL APPLICATIONS

## Logic Systems DC Isolation




10

## RS232 Receiver




## TYPICAL APPLICATIONS

### 24V Relay Supply from +12V/+15V Supply



### LED Driver



The diagram illustrates the LTC1045 LED driver circuit in two modes: current source and current sink. The top half shows the current source mode, where the input voltage  $V_{IN}$  is compared to a reference voltage  $V_{REF}$ . The bottom half shows the current sink mode, where  $V_{IN}$  is compared to a load voltage  $V_L$ . Both modes use two LTC1045 comparators to drive a 5V bar graph display. The circuit includes a 5V supply, resistors (R, 10k), and a potentiometer (V<sub>H</sub>, V<sub>L</sub>).

**Top Mode (Current Source):**

- Inputs:** IN 1 (2), IN 2 (3), IN 3 (4), IN 4 (5), IN 5 (6), IN 6 (7) are connected to a voltage divider between  $V_H$  and  $V_{REF}$ .
- Outputs:** OUT 1 (19), OUT 2 (18), OUT 3 (17), OUT 4 (16), OUT 5 (15), OUT 6 (14) are connected to the bar graph display.
- Control:** VT1 (9) is connected to  $V_{IN}$ , and VT2 (8) is connected to  $V_{REF}$ .
- Supply:** V<sub>OH</sub> (1) and V<sub>OL</sub> (11) are connected to 5V.

**Bottom Mode (Current Sink):**

- Inputs:** IN 1 (2), IN 2 (3), IN 3 (4), IN 4 (5), IN 5 (6), IN 6 (7) are connected to a voltage divider between  $V_H$  and  $V_L$ .
- Outputs:** OUT 1 (19), OUT 2 (18), OUT 3 (17), OUT 4 (16), OUT 5 (15), OUT 6 (14) are connected to the bar graph display.
- Control:** VT1 (9) is connected to  $V_{IN}$ , and VT2 (8) is connected to  $V_L$ .
- Supply:** V<sub>OH</sub> (1) and V<sub>OL</sub> (11) are connected to 5V.


**Bar Graph Display:** GI MV 57164\* BAR GRAPH DISPLAY. The display has 6 LEDs, each connected to one of the output pins (OUT 1 to OUT 6).

**Notes:**

- $V_{REF} = V_H - V_L$
- $V_{OH} = V_H$
- $V_{OL} = V_L$
- $V_{IN} > V_{REF}$  (Top Mode)
- $V_{IN} < V_L$  (Bottom Mode)
- \*FOR LED CURRENT CONTROL SEE LTC1045 LED DRIVER

## TYPICAL APPLICATIONS

ECL to CMOS from Single +5V Supply




5V  
51k  
20k  
≈ 1.4V  
STEP CLOCK (A)  
C  
R<sub>P</sub>  
0.1  
VT2  
VT1  
V<sub>OH</sub> LTC1045 V<sub>+</sub>  
IN 1 IN 2 IN 3 IN 4 IN 5 IN 6  
OUT 1 OUT 2 OUT 3 OUT 4 OUT 5 OUT 6  
DIS  
I<sub>SET</sub>  
V<sub>OL</sub>  
≈ 0.2V  
1k  
+V<sub>M</sub>  
BUZ171 R<sub>H</sub>  
4 PHASE BIFILAR STEPPER MOTOR  
BUZ71A BUZ71A BUZ71A BUZ71A  
MOTOR GND

FULL STEP DRIVER (+5V ≤ V<sub>M</sub>)  
 $t_{ON} \approx 3R_P C$   
 $R_P C = L / R$  L IS WINDING INDUCTANCE  
 $R = R_{WINDING} + r_{DS(ON)} + r_{DS}$   
 $I_{HOLD} \approx V_M / R_H$   
 \*VARISTOR GE V24ZA50  
 \*\*FOR V<sub>M</sub> ≥ 10V ADD 470Ω IN SERIES WITH LTC1045 OUTPUTS.

# PACKAGE DESCRIPTION

Dimensions in inches (millimeters) unless otherwise noted.


## J20 Package Ceramic DIP



J20188

$T_{jmax}$	$\theta_{ja}$
150°C	70°C/W

## N20 Package Molded DIP



N20188

$T_{jmax}$	$\theta_{ja}$
110°C	90°C/W