

# 12-Bit, 1.25Msps, 55mW Sampling A/D Converter


July 1996

## FEATURES

- **1.25MSPS Sample Rate**
- **Single 5V Supply**
- **Power Dissipation: 55mW Typ**
- **No Pipeline Delay**
- **Power Shutdown with Instant Wake-Up**
- Operates with External Buffer Reference or Internal 15ppm/°C Reference
- Differential High Impedance Analog Input
- Input Range: 4.096V
- 72dB S/(N + D) and 80dB THD at 100kHz
- $\pm 1$ LSB INL,  $\pm 1$ LSB DNL Max
- 28-Pin SO Wide Package
- Interfaces to 5V or 3V Logic

## APPLICATIONS

- High Speed Data Acquisition
- Imaging Systems
- Digital Signal Processing
- Multiplexed Data Acquisition Systems
- Telecommunications

 LTC and LT are registered trademarks of Linear Technology Corporation.

## DESCRIPTION

The LTC®1415 is a 700ns, 1.25MSPS, 12-bit sampling A/D converter which draws only 55mW from a single 5V supply. This easy-to-use device includes a high dynamic range sample-and-hold, a precision reference and requires no external components. Two power shutdown modes provide flexibility for low power systems.


The LTC1415's full-scale input range is 4.096V. Maximum DC specifications include  $\pm 1$ LSB INL and  $\pm 1$ LSB DNL over temperature. Outstanding AC performance includes 72dB S/(N + D) and 80dB THD with an input frequency of 100kHz.

The unique differential input sample-and-hold can acquire single-ended or differential input signals up to its 18MHz bandwidth. The 60dB common mode rejection allows users to eliminate ground loops and common mode noise by measuring signals differentially from the source.


The ADC has a  $\mu$ P compatible, 12-bit parallel output port. There is no pipeline delay in the conversion results. A separate convert start input and a data ready signal ( $\overline{\text{BUSY}}$ ) ease connections to FIFOs, DSPs and microprocessors. A separate output logic supply pin allows direct connection to 3V components.

## TYPICAL APPLICATION

### 1.25MHz, 12-Bit Sampling A/D Converter



### Typical Differential Nonlinearity



## ABSOLUTE MAXIMUM RATINGS

 $AV_{DD} = DV_{DD} = OV_{DD} = V_{DD}$  (Notes 1, 2)

Supply Voltage ( $V_{DD}$ )	6V
Analog Input Voltage (Note 3)	– 0.3V to $V_{DD} + 0.3V$
Digital Input Voltage (Note 4)	– 0.3V to 12V
Digital Output Voltage	– 0.3V to $V_{DD} + 0.3V$
Power Dissipation	500mW
Operating Temperature Range	
LTC1415C	0°C to 70°C
LTC1415I	–40°C to 85°C
Storage Temperature Range	–65°C to 150°C
Lead Temperature (Soldering, 10 sec)	300°C

## PACKAGE/ORDER INFORMATION

TOP VIEW		ORDER PART NUMBER
+A <sub>IN</sub> [1]	[28] AV <sub>DD</sub>	LTC1415CSW LTC1415ISW
–A <sub>IN</sub> [2]	[27] DV <sub>DD</sub>	
V <sub>REF</sub> [3]	[26] OV <sub>DD</sub>	
REFCOMP [4]	[25] BUSY	
AGND [5]	[24] CS	
D11(MSB) [6]	[23] CONVST	
D10 [7]	[22] RD	
D9 [8]	[21] SHDN	
D8 [9]	[20] NAP/SLP	
D7 [10]	[19] OGND	
D6 [11]	[18] D0	
D5 [12]	[17] D1	
D4 [13]	[16] D2	
DGND [14]	[15] D3	
SW PACKAGE 28-LEAD PLASTIC SO WIDE T <sub>JMAX</sub> = 110°C, $\theta_{JA}$ = 130°C/W		

Consult factory for Military grade parts.

## CONVERTER CHARACTERISTICS With Internal Reference (Notes 5, 6)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Resolution (No Missing Codes)		●	12		Bits
Integral Linearity Error	(Note 7)	●	0.35	±1	LSB
Differential Linearity Error		●	0.25	±1	LSB
Offset Error	(Note 8)	●	±1	±6	LSB
		●		±8	LSB
Full-Scale Error		●		±20	LSB
Full-Scale Tempco	$I_{OUT(REF)} = 0$		±15		ppm/°C

## ANALOG INPUT (Note 5)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
$V_{IN}$	Analog Input Range (Note 9)	$4.75V \leq V_{DD} \leq 5.25V$		4.096		V
$I_{IN}$	Analog Input Leakage Current	$\overline{CS} = \text{High}$	●		±1	μA
$C_{IN}$	Analog Input Capacitance	Between Conversions During Conversions		19 5		pF pF
$t_{ACQ}$	Sample-and-Hold Acquisition Time		●	70	150	ns
$t_{AP}$	Sample-and-Hold Aperture Delay Time			–1.5		ns
$t_{jitter}$	Sample-and-Hold Aperture Delay Time Jitter			5		ps <sub>RMS</sub>
CMRR	Analog Input Common Mode Rejection Ratio	$0V < V_{CM} < V_{DD}$ , DC to MHz		60		dB

**DYNAMIC ACCURACY** (Note 5)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
S/(N + D)	Signal-to-(Noise + Distortion) Ratio	100kHz Input Signal		72		dB
THD	Total Harmonic Distortion	100kHz Input Signal, First 5 Harmonics		-80		dB
		600kHz Input Signal		-70		dB
	Peak Harmonic or Spurious Noise	100kHz Input Signal		-82		dB
IMD	Intermodulation Distortion	$f_{IN1} = 29.37\text{kHz}$ , $f_{IN2} = 32.446\text{kHz}$		-82		dB
	Full-Power Bandwidth			18		MHz
	Full-Linear Bandwidth	$S/(N + D) \geq 68\text{dB}$		600		kHz

**INTERNAL REFERENCE CHARACTERISTICS** (Note 5)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
$V_{REF}$ Output Voltage	$I_{OUT} = 0$	2.480	2.500	2.520	V
$V_{REF}$ Output Tempco	$I_{OUT} = 0$		$\pm 10$		ppm/°C
$V_{REF}$ Line Regulation	$4.75\text{V} \leq V_{DD} \leq 5.25\text{V}$		0.01		LSB/V
$V_{REF}$ Output Resistance	$ I_{OUT}  \leq 0.1\text{mA}$		2		k $\Omega$
REFCOMP Output Voltage	$I_{OUT} = 0$		4.096		V

**DIGITAL INPUTS AND DIGITAL OUTPUTS** (Note 5)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
$V_{IH}$	High Level Input Voltage	$V_{DD} = 5.25\text{V}$	●	2.4		V
$V_{IL}$	Low Level Input Voltage	$V_{DD} = 4.75\text{V}$	●		0.8	V
$I_{IN}$	Digital Input Current	$V_{IN} = 0\text{V to } V_{DD}$	●		$\pm 10$	$\mu\text{A}$
$C_{IN}$	Digital Input Capacitance			5		pF
$V_{OH}$	High Level Output Voltage	$V_{DD} = 4.75\text{V}$ $I_O = -10\mu\text{A}$	●	4.5		V
		$I_O = -200\mu\text{A}$				V
$V_{OL}$	Low Level Output Voltage	$V_{DD} = 4.75\text{V}$ $I_O = 160\mu\text{A}$	●	0.05 0.10	0.4	V V
		$I_O = 1.6\text{mA}$				
$I_{OZ}$	Hi-Z Output Leakage D11 to D0	$V_{OUT} = 0\text{V to } V_{DD}$ , $\overline{CS}$ High	●		$\pm 10$	$\mu\text{A}$
$C_{OZ}$	Hi-Z Output Capacitance D11 to D0	$\overline{CS}$ High (Note 9)	●		15	pF
$I_{SOURCE}$	Output Source Current	$V_{OUT} = 0\text{V}$		-10		mA
$I_{SINK}$	Output Sink Current	$V_{OUT} = V_{DD}$		10		mA

**POWER REQUIREMENTS** (Note 5)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
$V_{DD}$	Supply Voltage	(Note 10)	4.75		5.25	V
$I_{DD}$	Supply Current Nap Mode Sleep Mode	$\overline{CS}$ High	●	11	20	mA
		$\overline{SHDN} = 0\text{V}$ , $\text{NAP}/\overline{SLP} = 5\text{V}$ (Note 12)	●	1.5	2.3	mA
		$\overline{SHDN} = 0\text{V}$ , $\text{NAP}/\overline{SLP} = 0\text{V}$ (Note 12)	●	1	100	$\mu\text{A}$
$P_D$	Power Dissipation Nap Mode Sleep Mode	$\overline{CS} = 5\text{V}$		55	90	mW
		$\overline{SHDN} = 0\text{V}$ , $\text{NAP}/\overline{SLP} = 5\text{V}$ (Note 12)		7.5	12	mW
		$\overline{SHDN} = 0\text{V}$ , $\text{NAP}/\overline{SLP} = 0\text{V}$ (Note 12)		0.01	0.5	mW

## TIMING CHARACTERISTICS (Note 5)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
$f_{\text{SAMPLE(MAX)}}$	Maximum Sampling Frequency	●	1.25			MHz
$t_{\text{CONV}}$	Conversion Time	●			750	ns
$t_{\text{ACQ}}$	Acquisition Time	●		50	100	ns
$t_{\text{ACQ+CONV}}$	Acquisition and Conversion Time	●			800	ns
$t_1$	$\overline{\text{CS}}$ to $\overline{\text{RD}}$ Setup Time	(Notes 9, 10) ●	0			ns
$t_2$	$\overline{\text{CS}}\downarrow$ to $\overline{\text{CONVST}}\downarrow$ Setup Time	(Notes 9, 10) ●	10			ns
$t_3$	$\text{NAP/SLP}\uparrow$ to $\text{SHDN}\downarrow$ Setup Time	(Notes 9, 10)		200		ns
$t_4$	$\text{SHDN}\uparrow$ to $\overline{\text{CONVST}}\downarrow$ Wake-Up Time	Nap Mode (Note 10) Sleep Mode, $C_{\text{REFCOMP}} = 10\mu\text{F}$ (Note 10)		200 10		ns ms
$t_5$	$\overline{\text{CONVST}}$ Low Time	(Notes 10, 11) ●	50			ns
$t_6$	$\overline{\text{CONVST}}$ to $\overline{\text{BUSY}}$ Delay	$C_L = 25\text{pF}$ ●		10	60	ns ns
$t_7$	Data Ready Before $\overline{\text{BUSY}}\uparrow$	●	20 15	35		ns ns
$t_8$	Delay Between Conversions	(Note 10) ●	50			ns
$t_9$	Wait Time $\overline{\text{RD}}\downarrow$ After $\overline{\text{BUSY}}\uparrow$	●	–5			ns
$t_{10}$	Data Access Time After $\overline{\text{RD}}\downarrow$	$C_L = 25\text{pF}$ ●		20	35 45	ns ns
		$C_L = 100\text{pF}$ ●		25	45 60	ns ns
$t_{11}$	Bus Relinquish Time	Commercial ● Industrial ●		10	30 35 40	ns ns ns
$t_{12}$	$\overline{\text{RD}}$ Low Time	●	$t_{10}$			ns
$t_{13}$	$\overline{\text{CONVST}}$ High Time	●	50			ns
$t_{14}$	Aperture Delay of Sample-and-Hold			–1.5		ns

The ● denotes specifications which apply over the full operating temperature range; all other limits and typicals  $T_A = 25^\circ\text{C}$ .

**Note 1:** Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

**Note 2:** All voltage values are with respect to ground with DGND and AGND wired together unless otherwise noted.

**Note 3:** When these pin voltages are taken below ground or above  $V_{\text{DD}}$ , they will be clamped by internal diodes. This product can handle input currents greater than 100mA below ground or above  $V_{\text{DD}}$  without latchup.

**Note 4:** When these pin voltages are taken below ground, they will be clamped by internal diodes. This product can handle input currents greater than 100mA below ground without latchup. These pins are not clamped to  $V_{\text{DD}}$ .

**Note 5:**  $V_{\text{DD}} = 5\text{V}$ ,  $f_{\text{SAMPLE}} = 1.25\text{MHz}$ ,  $t_r = t_f = 5\text{ns}$  unless otherwise specified.

**Note 6:** Linearity, offset and full-scale specifications apply for a single-ended  $+A_{\text{IN}}$  input with  $-A_{\text{IN}}$  grounded.

**Note 7:** Integral nonlinearity is defined as the deviation of a code from a straight line passing through the actual endpoints of the transfer curve. The deviation is measured from the center of the quantization band.

**Note 8:** Offset is the offset voltage measured from 0.5LSB when the output code flickers between 0000 0000 0000 and 0000 0000 0001.

**Note 9:** Guaranteed by design, not subject to test.

**Note 10:** Recommended operating conditions.

**Note 11:** The falling edge of  $\overline{\text{CONVST}}$  starts a conversion. If  $\overline{\text{CONVST}}$  returns high at a critical point during the conversion it can create small errors. For best performance ensure that  $\overline{\text{CONVST}}$  returns high either within 425ns after the start of the conversion or after  $\overline{\text{BUSY}}$  rises.

**Note 12:**  $\overline{\text{CS}} = \overline{\text{RD}} = \overline{\text{CONVST}} = 0\text{V}$ .

## PIN FUNCTIONS

**+A<sub>IN</sub> (Pin 1):** Positive Analog Input, 0V to 4.096V.

**–A<sub>IN</sub> (Pin 2):** Negative Analog Input, 0V to 4.096V.

**V<sub>REF</sub> (Pin 3):** 2.50V Reference Output.

**REFCOMP (Pin 4):** 4.096V Reference Buffer Output. Bypass to AGND with 10μF tantalum in parallel with 0.1μF ceramic.

**AGND (Pin 5):** Analog Ground.

**D11 to D4 (Pins 6 to 13):** Three-State Data Outputs.

**DGND (Pin 14):** Digital Ground. Tie to AGND.

**D3 to D0 (Pins 15 to 18):** Three-State Data Outputs.

**OGND (Pin 19):** Digital Output Buffer Ground. Tie to AGND.

**NAP/SLP (Pin 20):** Power Shutdown Mode. Selects the mode invoked by the  $\overline{\text{SHDN}}$  pin. Low selects Sleep mode, high selects quick wake-up Nap mode.

**$\overline{\text{SHDN}}$  (Pin 21):** Power Shutdown Input. A low logic level will invoke the Shutdown mode selected by the NAP/SLP pin. Tie high if unused.

**$\overline{\text{RD}}$  (Pin 22):** Read Input. This enables the output drivers when  $\overline{\text{CS}}$  is low.

**$\overline{\text{CONVST}}$  (Pin 23):** Conversion Start Signal. This active low signal starts a conversion on its falling edge.

**$\overline{\text{CS}}$  (Pin 24):** The Chip Select input must be low for the ADC to recognize  $\overline{\text{CONVST}}$  and  $\overline{\text{RD}}$  inputs.


**$\overline{\text{BUSY}}$  (Pin 25):** The  $\overline{\text{BUSY}}$  output shows the converter status. It is low when a conversion is in progress. Its rising edge may be used to latch the output data.

**0V<sub>DD</sub> (Pin 26):** Digital Output Buffer Supply. Short to Pin 28 for 5V output. Tie to 3V for driving 3V logic.

**DV<sub>DD</sub> (Pin 27):** 5V Positive Supply. Short to Pin 28.


**AV<sub>DD</sub> (Pin 28):** 5V Positive Supply. Bypass to AGND with 10μF tantalum in parallel with 0.1μF ceramic.

## FUNCTIONAL BLOCK DIAGRAM




## TEST CIRCUITS

### Load Circuits for Access Timing



1415 TC01

### Load Circuits for Output Float Delay



1415 TC02

## APPLICATIONS INFORMATION

### Driving the Analog Input

The differential analog inputs of the LTC1415 are easy to drive. The inputs may be driven differentially or as a single-ended input (i.e., the  $-A_{IN}$  input is grounded). The  $+A_{IN}$  and  $-A_{IN}$  inputs are sampled at the same instant. Any unwanted signal that is common mode to both inputs will be reduced by the common mode rejection of the sample-and-hold circuit. The inputs draw only one small current spike while charging the sample-and-hold capacitors at the end of conversion. During conversion the analog inputs draw only a small leakage current. If the source impedance of the driving circuit is low, then the LTC1415 inputs can be driven directly. As source impedance increases so will acquisition time (see Figure 1). For minimum acquisition time with high source impedance, a buffer amplifier should be used. The only requirement is that the amplifier driving the analog input(s) must settle after the small current spike before the next conversion starts (settling time must be 100ns for full throughput rate).

Choosing an input amplifier is easy if a few requirements are taken into consideration. First, choose an amplifier that has a low output impedance ( $< 100\Omega$ ) at the closed-loop bandwidth frequency. For example, if an amplifier is used in a gain of +1 and has a closed-loop bandwidth of 50MHz, then the output impedance at 50MHz must be less than  $100\Omega$ . The second requirement is that the




Figure 1. Acquisition Time vs Source Resistance

closed-loop bandwidth must be greater than 20MHz to ensure adequate small-signal settling for full throughput rate. If slower op amps are used, more settling time can be provided by increasing the time between conversions. Suitable devices capable of driving the ADC's inputs include the LT<sup>®</sup>1215 and LT1216 op amps.

The noise and the distortion of the input amplifier must also be considered since they will add to the LTC1415 noise and distortion. The small-signal bandwidth of the sample-and-hold circuit is 18MHz. Any noise that is present at the analog inputs will be summed over this entire bandwidth. Noisy input circuitry should be filtered prior to the analog inputs to minimize noise. A simple 1-pole RC

## APPLICATIONS INFORMATION

filter is usually sufficient. For example, a 1000pF capacitor from  $+A_{IN}$  to ground and a 100 $\Omega$  source resistor will limit the input bandwidth to 1.6MHz. Simple RC filters work well for AC applications, but they will limit the transient response. For full-speed operation, amplifiers with fast settling and low noise should be chosen.

### Internal Reference

The LTC1415 has an on-chip, temperature compensated, curvature corrected, bandgap reference which is factory trimmed to 2.500V. It is connected internally to a reference amplifier and is available at Pin 3. A 2k resistor in series with the output allows it to be easily overdriven in applications where an external reference is required. The reference amplifier compensation pin, REFCOMP (Pin 4), must be bypassed with a capacitor to ground. The reference amplifier is stable with capacitors of 1 $\mu$ F or greater. For the best noise performance, Linear Technology recommends 10 $\mu$ F in parallel with 0.1 $\mu$ F ceramic as shown in the Typical Application on the first page of this data sheet.

The  $V_{REF}$  pin can be driven with a DAC or other means to provide input span adjustment. The reference should be kept in the range of 2.25V to 2.75V for specified linearity.




Figure 2. Using the LT1019-2.5 as an External Reference

### Full-Scale and Offset Adjustment

Figure 3 shows the ideal input/output characteristics for the LTC1415. The code transitions occur midway between successive integer LSB values (i.e., 0.5LSB, 1.5LSB, 2.5LSB,... FS – 1.5LSB, FS – 0.5LSB). The output is straight binary with  $1\text{LSB} = \text{FS}/4096 = 4.096\text{V}/4096 = 1\text{mV}$ .




Figure 3. LTC1415 Transfer Characteristics

In applications where absolute accuracy is important, offset and full-scale errors can be adjusted to zero. Offset error must be adjusted before full-scale error. Figure 4 shows the extra components required for full-scale error adjustment. Zero offset is achieved by adjusting the offset applied to the  $-A_{IN}$  input. For zero offset error apply 0.5mV (i.e., 0.5LSB) at  $+A_{IN}$  and adjust the offset at the  $-A_{IN}$  input (R8) until the output code flickers between 0000 0000 0000 and 0000 0000 0001. For full-scale adjustment, an input voltage of 4.0945V (FS – 1.5LSBs) is applied to the analog input and R7 is adjusted until the output code flickers between 1111 1111 1110 and 1111 1111 1111. The circuit of Figure 4 has the benefit that the adjustment circuitry is not in the signal path.




Figure 4. Offset and Full-Scale Adjust Circuit

## APPLICATIONS INFORMATION

### BOARD LAYOUT AND BYPASSING

Wire wrap boards are not recommended for high resolution or high speed A/D converters. To obtain the best performance from the LTC1415, a printed circuit board with ground plane is required. Layout for the printed circuit board should ensure that digital and analog signal lines are separated as much as possible. Particular care should be taken not to run any digital track alongside an analog signal track or underneath the ADC. The analog input should be screened by AGND.

High quality tantalum and ceramic bypass capacitors should be used at the  $V_{DD}$  and REFCOMP pins as shown in the Typical Application on the first page of this data sheet. Bypass capacitors must be located as close to the pins as possible. The traces connecting the pins and bypass capacitors must be kept short and should be made as wide as possible.

The LTC1415 has differential inputs to minimize noise coupling. Common mode noise on the  $+A_{IN}$  and  $-A_{IN}$  leads will be rejected by the input CMRR. The  $-A_{IN}$  input can be used as a ground sense for the  $+A_{IN}$  input; the LTC1415 will hold and convert the difference voltage between  $+A_{IN}$  and  $-A_{IN}$ . The leads to  $+A_{IN}$  (Pin 1) and  $-A_{IN}$  (Pin 2) should be kept as short as possible. In applications where this is not possible, the  $+A_{IN}$  and  $-A_{IN}$  traces should be run side by side to equalize coupling.

A single point analog ground, separate from the logic system ground, should be established with an analog ground plane at Pin 5 (AGND) or as close as possible to the ADC. Pin 14 and Pin 19 (ADC's DGND) and all other analog grounds should be connected to this single analog ground point. No other digital grounds should be connected to this analog ground point. Low impedance analog and digital power supply common returns are essential to low noise operation of the ADC and the width for these tracks should be as wide as possible. In applications where the ADC data outputs and control signals are connected to a continuously active microprocessor bus, it is possible to get errors in the conversion results. These errors are due to feedthrough from the microprocessor to the successive approximation comparator. The problem can be elimi-

nated by forcing the microprocessor into a wait state during conversion or by using three-state buffers to isolate the ADC data bus.

### DIGITAL INTERFACE

The A/D converter is designed to interface with microprocessors as a memory mapped device. The  $\overline{CS}$  and  $\overline{RD}$  control inputs are common to all peripheral memory interfacing. A separate  $\overline{CONVST}$  is used to initiate a conversion.

### Internal Clock

The A/D converter has an internal clock that eliminates the need of synchronization between the external clock and the  $\overline{CS}$  and  $\overline{RD}$  signals found in other ADCs. The internal clock is factory trimmed to achieve a typical conversion time of  $0.70\mu s$  and a maximum conversion time over the full operating temperature range of  $0.75\mu s$ . No external adjustments are required. The guaranteed maximum acquisition time is 100ns. In addition, throughput time of 800ns and a minimum sampling rate of 1.25Msps are guaranteed.

### Power Shutdown

The LTC1415 provides two power shutdown modes, Nap and Sleep, to save power during inactive periods. The Nap mode reduces the power by 87% and leaves only the digital logic and reference powered up. The wake-up time from Nap to active is 200ns. Follow the setup time shown in Figure 5a to avoid inadvertently invoking Sleep mode. In Sleep mode all bias currents are shut down and only leakage current remains, about  $1\mu A$ . Wake-up time from Sleep mode is much slower since the reference circuit must power up and settle to 0.01% for full 12-bit accuracy. Sleep mode wake-up time is dependent on the value of the capacitor connected to the REFCOMP (Pin 4). The wake-up time is 10ms with the recommended  $10\mu F$  capacitor.

Shutdown is controlled by Pin 21 ( $\overline{SHDN}$ ), the ADC is in shutdown when it is low. The shutdown mode is selected with Pin 20 ( $\overline{NAP/SLP}$ ); high selects Nap.



## APPLICATIONS INFORMATION




Figure 5a.  $\overline{\text{NAP/SLP}}$  to  $\overline{\text{SHDN}}$  Timing




Figure 5b.  $\overline{\text{SHDN}}$  to  $\overline{\text{CONVST}}$  Wake-Up Timing




Figure 6.  $\overline{\text{CS}}$  to  $\overline{\text{CONVST}}$  Setup Timing

### Output Drivers

The digital output drivers have a separate power pin ( $\text{OV}_{\text{DD}}$ ) allowing direct interface to 5V or 3.3V logic. When driving 5V logic short  $\text{OV}_{\text{DD}}$  to  $\text{AV}_{\text{DD}}$  and  $\text{DV}_{\text{DD}}$ . When driving 3.3V logic tie  $\text{OV}_{\text{DD}}$  to the supply of the logic that is being driven.

### Timing and Control

Conversion start and data read operations are controlled by three digital inputs:  $\overline{\text{CONVST}}$ ,  $\overline{\text{CS}}$  and  $\overline{\text{RD}}$ . A logic "0" applied to the  $\overline{\text{CONVST}}$  pin will start a conversion after the ADC has been selected (i.e.,  $\overline{\text{CS}}$  is low). Once initiated, it cannot be restarted until the conversion is complete. Converter status is indicated by the  $\overline{\text{BUSY}}$  output.  $\overline{\text{BUSY}}$  is low during a conversion.

Figures 7 through 11 show several different modes of operation. In Modes 1a and 1b (Figures 7 and 9)  $\overline{\text{CS}}$  and  $\overline{\text{RD}}$  are both tied low. The falling edge of  $\overline{\text{CONVST}}$  starts the conversion. The data outputs are always enabled and data can be latched with the  $\overline{\text{BUSY}}$  rising edge. Mode 1a shows operation with a narrow logic low  $\overline{\text{CONVST}}$  pulse. Mode 1b shows a narrow logic high  $\overline{\text{CONVST}}$  pulse.

In Mode 2 (Figure 9)  $\overline{\text{CS}}$  is tied low. The falling edge of  $\overline{\text{CONVST}}$  signal again starts the conversion. Data outputs are in three-state until read by the MPU with the  $\overline{\text{RD}}$  signal. Mode 2 can be used for operation with a shared MPU databus.

In slow memory and ROM modes (Figures 10 and 11)  $\overline{\text{CS}}$  is tied low and  $\overline{\text{CONVST}}$  and  $\overline{\text{RD}}$  are tied together. The MPU starts the conversion and reads the output with the  $\overline{\text{RD}}$  signal. Conversions are started by the MPU or DSP (no external sample clock).

In slow memory mode the processor applies a logic low to  $\overline{\text{RD}}$  ( $= \overline{\text{CONVST}}$ ), starting the conversion.  $\overline{\text{BUSY}}$  goes low, forcing the processor into a wait state. The previous




Figure 7. Mode 1a.  $\overline{\text{CONVST}}$  Starts a Conversion. Data Outputs Always Enabled

## APPLICATIONS INFORMATION

conversion result appears on the data outputs. When the conversion is complete, the new conversion results appear on the data outputs;  $\overline{\text{BUSY}}$  goes high, releasing the processor and the processor takes  $\overline{\text{RD}} (= \overline{\text{CONVST}})$  back high and reads the new conversion data.

In ROM mode, the processor takes  $\overline{\text{RD}} (= \overline{\text{CONVST}})$  low, starting a conversion and reading the previous conversion result. After the conversion is complete, the processor can read the new result and initiate another conversion.




Figure 8. Mode 1b.  $\overline{\text{CONVST}}$  Starts a Conversion. Data Is Read by  $\overline{\text{RD}}$




Figure 9. Mode 2.  $\overline{\text{CONVST}}$  Starts a Conversion. Data Is Read by  $\overline{\text{RD}}$




Figure 10. Slow Memory Mode Timing

## APPLICATIONS INFORMATION





Figure 11. ROM Mode Timing

## PACKAGE DESCRIPTION

Dimensions in inches (millimeters) unless otherwise noted.

### SW Package 28-Lead Plastic Small Outline (Wide 0.300) (LTC DWG # 05-08-1620)



S28 (WIDE) 0396

**RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS
LTC1273/75/76	Complete 5V Sampling 12-Bit ADCs with 70dB SINAD at Nyquist	Lower Power and Cost Effective for $f_{\text{SAMPLE}} \leq 300\text{ksps}$
LTC1274/77	Low Power 12-Bit ADCs with Nap and Sleep Mode Shutdown	Lowest Power (10mW) for $f_{\text{SAMPLE}} \leq 100\text{ksps}$
LTC1278/79	High Speed Sampling 12-Bit ADCs with Shutdown	Cost Effective 12-Bit ADCs with Convert Start Input Best for $300\text{ksps} < f_{\text{SAMPLE}} \leq 600\text{ksps}$
LTC1282	Complete 3V 12-Bit ADCs with 12mW Power Dissipation	Fully Specified for 3V-Powered Applications, $f_{\text{SAMPLE}} \leq 140\text{ksps}$
LTC1409	Low Power 12-Bit, 800ksps Sampling ADC	Best Dynamic Performance, $f_{\text{SAMPLE}} \leq 800\text{ksps}$ , 80mW Dissipation
LTC1410	12-Bit, 1.25Msps Sampling ADC with Shutdown	Best Dynamic Performance, THD = 84 and SINAD = 71 at Nyquist