


# SN54ABT16853, SN74ABT16853 DUAL 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS153A – OCTOBER 1992 – REVISED JULY 1994

- Members of the Texas Instruments *Widebus™* Family
- State-of-the-Art *EPIC-II B™* BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce)  $< 1$  V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs ( $-32\text{-mA } I_{OH}$ ,  $64\text{-mA } I_{OL}$ )
- Parity Error Flag With Parity Generator/Checker
- Latch for Storage of the Parity Error Flag
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Package and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54ABT16853 . . . WD PACKAGE  
SN74ABT16853 . . . DL PACKAGE  
(TOP VIEW)



## description

The 'ABT16853 dual 8-bit to 9-bit parity transceivers are designed for communication between data buses. When data is transmitted from the A bus to the B bus, a parity bit is generated. When data is transmitted from the B bus to the A bus with its corresponding parity bit, the open-collector parity-error (ERR) output indicates whether or not an error in the B data has occurred. The output-enable ( $\overline{OE_A}$  and  $\overline{OE_B}$ ) inputs can be used to disable the device so that the buses are effectively isolated. The 'ABT16853 provides true data at its outputs.

A 9-bit parity generator/checker generates a parity-odd (PARITY) output and monitors the parity of the I/O ports with the ERR flag. The parity-error output can be passed, sampled, stored, or cleared from the latch using the latch-enable (LE) and clear (CLR) control inputs. When both  $\overline{OE_A}$  and  $\overline{OE_B}$  are low, data is transferred from the A bus to the B bus, and inverted parity is generated. Inverted parity is a forced error condition that gives the designer more system diagnostic capability.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT16853 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABT16853 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT16853 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

EPIC-II B and Widebus are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

# SN54ABT16853, SN74ABT16853

## DUAL 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS153A – OCTOBER 1992 – REVISED JULY 1994

FUNCTION TABLE

INPUTS						OUTPUT AND I/O				FUNCTION
$\overline{\text{OEB}}$	$\overline{\text{OEA}}$	$\overline{\text{CLR}}$	LE	Ai $\Sigma$ OF H	Bi† $\Sigma$ OF H	A	B	PARITY	$\overline{\text{ERR}}^\ddagger$	
L	H	X	X	Odd Even	NA	NA	A	L H	NA	A data to B bus and generate parity
H	L	X	L	NA	Odd Even	B	NA	NA	H L	B data to A bus and check parity
H	L	H	H	NA	X	X	NA	NA	NC	Store error flag
X	X	L	H	X	X	X	NA	NA	H	Clear error flag register
H	H	H	H	X	X	Z	Z	Z	NC	Isolation§ (parity check)
		L	H	X					H	
		X	L	L Odd					H	
		X	L	H Even					L	
L	L	X	X	Odd Even	NA	NA	A	H L	NA	A data to B bus and generate inverted parity

NA = not applicable, NC = no change, X = don't care

† Summation of high-level inputs includes PARITY along with Bi inputs.

‡ Output states shown assume the  $\overline{\text{ERR}}$  output was previously high.

§ In this mode, the  $\overline{\text{ERR}}$  output (when clocked) shows inverted parity of the A bus.

## SCBS153A – OCTOBER 1992 – REVISED JULY 1994

The logic diagram illustrates the internal architecture of the 8255 PPI chip. Key components include:

- Input/Output Ports:** A1-A8 (8-bit address), B1-B8 (8-bit data), and PARITY (parity output).
- Control Signals:**  $\overline{OEB}$  (Output Enable B),  $\overline{OEA}$  (Output Enable A),  $\overline{LE}$  (Latch Enable), and  $\overline{CLR}$  (Clear).
- Internal Blocks:**
  - MUX (Multiplexer):** A 4-to-1 MUX with inputs  $\overline{1}$ ,  $\overline{1}$ , 1, and 1, and output G1.
  - 8x Shift Registers:** Two 8-bit shift registers (labeled 8x) with EN (Enable) and  $\nabla$  (Clock) inputs.
  - 2k Counter:** A 2-kbit counter with output P.
- Logic Gates:** Various AND, OR, and NOT gates are used to implement the control logic, including the generation of the  $\overline{ERR}$  (Error) signal.


INPUTS		INTERNAL TO DEVICE	OUTPUT	OUTPUT $\overline{\text{ERR}}$	FUNCTION
$\overline{\text{CLR}}$	$\overline{\text{LE}}$	POINT P	$\overline{\text{ERR}}_{n-1}^\uparrow$		
L	L	L H	X	L H	Pass
H	L	L	X	L	Sample
		X	L	L	
		H	H	H	
L	H	X	X	H	Clear
H	H	X	L	L	Store
			H	H	



# SN54ABT16853, SN74ABT16853 DUAL 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS153A – OCTOBER 1992 – REVISED JULY 1994

## error-flag waveforms



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$	–0.5 V to 7 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$	–0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT16853	96 mA
SN74ABT16853	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	–18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	–50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DL package	1.4 W
Storage temperature range	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.



# SN54ABT16853, SN74ABT16853 DUAL 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS153A – OCTOBER 1992 – REVISED JULY 1994

## recommended operating conditions (see Note 3)

		SN54ABT16853		SN74ABT16853		UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
V <sub>OH</sub>	High-level output voltage	ERR		5.5		V
I <sub>OH</sub>	High-level output current	Except ERR		-24		mA
I <sub>OL</sub>	Low-level output current	48		64		mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		10		ns/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		T <sub>A</sub> = 25°C			SN54ABT16853		SN74ABT16853		UNIT
				MIN	TYP†	MAX	MIN	MAX	MIN	MAX	
V <sub>IK</sub>		V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA				-1.2		-1.2		-1.2	V
V <sub>OH</sub>	All outputs except ERR	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA		2.5	3		2.5				V
		V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA		3	3.4		3		3		
		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA				2				
			I <sub>OH</sub> = -32 mA	2*	2.7				2		
V <sub>OL</sub>		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 24 mA		0.25	0.55		0.55			V
			I <sub>OL</sub> = 64 mA		0.3	0.55*				0.55	
I <sub>OH</sub>	ERR	V <sub>CC</sub> = 4.5 V, V <sub>OH</sub> = 5.5 V				20		20		20	μA
I <sub>off</sub>		V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V				±100				±100	μA
I <sub>CEX</sub>	Outputs high	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V				50		50		50	μA
I <sub>I</sub>	Control inputs	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND				±1		±1		±1	μA
	A or B ports					±100		±100		±100	
I <sub>IL</sub>	A or B ports	V <sub>CC</sub> = 0, V <sub>I</sub> = GND				-50		-50		-50	μA
I <sub>O</sub> ‡		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V		-50	-100	-180	-50	-180	-50	-180	mA
I <sub>OZH</sub> §		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.7 V				50		50		50	μA
I <sub>OZL</sub> §		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0.5 V				-50		-50		-50	μA
I <sub>CC</sub>	A or B ports	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND	Outputs high		1.5	2		2		2	mA
			Outputs low		32	40		40		40	
			Outputs disabled		1	2		2		2	
ΔI <sub>CC</sub> ¶		V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND				50		50		50	μA
C <sub>i</sub>	Control inputs	V <sub>I</sub> = 2.5 V or 0.5 V				3					pF
C <sub>io</sub>	A or B ports	V <sub>O</sub> = 2.5 V or 0.5 V				9					pF

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54ABT16853, SN74ABT16853

## DUAL 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS153A – OCTOBER 1992 – REVISED JULY 1994

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			$V_{CC} = 5\text{ V}$ , $T_A = 25^\circ\text{C}$		SN54ABT16853		SN74ABT16853		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
$t_w$	Pulse duration	$\overline{LE}$ high or low	8.5		8.5		8.5		ns
		$\overline{CLR}$ low	4		4		4		
$t_{su}$	Setup time	A, B, and PARITY before $\overline{LE}\downarrow$	10		10		10		ns
		$\overline{CLR}$ before $\overline{LE}\downarrow$	0		0		0		
$t_h$	Hold time	A, B, and PARITY after $\overline{LE}\downarrow$	0		0		0		ns
		$\overline{CLR}$ after $\overline{LE}\downarrow$	0		0		0		


switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5\text{ V}$ , $T_A = 25^\circ\text{C}$			SN54ABT16853		SN74ABT16853		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	A or B	B or A	1.5	2.5	3.3	1.5	4.2	1.5	4.1	ns
$t_{PHL}$			2	3.1	3.9	2	4.5	2	4.3	
$t_{PLH}$	A or $\overline{OE}$	PARITY	2	4.6	5.9	2	7.3	2	7.1	ns
$t_{PHL}$			2	4.8	6.2	2	7.6	2	7.2	
$t_{PLH}$	$\overline{CLR}$	$\overline{ERR}$	2	3.7	5.1	2	5.9	2	5.7	ns
$t_{PZH}$	$\overline{OE}$	A or B	2	3.9	4.9	2	5.8	2	5.6	ns
$t_{PZL}$			2.5	4.3	5.1	2.5	6.2	2.5	6	
$t_{PHZ}$	$\overline{OE}$	A or B	2	3.6	4.5	2	5.5	2	5.4	ns
$t_{PLZ}$			1.5	3	3.8	1.5	4.7	1.5	4.3	
$t_{PZH}$	$\overline{OE}$	PARITY	2	3.6	5	2	5.8	2	5.7	ns
$t_{PZL}$			2.5	4.4	5.8	2.5	6.7	2.5	6.5	
$t_{PHZ}$	$\overline{OE}$	PARITY	1.5	3.2	4	1.5	4.8	1.5	4.7	ns
$t_{PLZ}$			1.5	2.9	3.7	1.5	4.2	1.5	4.1	
$t_{PLH}$	$\overline{LE}$	$\overline{ERR}$	2	3.5	4.2	2	5	2	4.8	ns
$t_{PHL}$			2	3.4	4.4	2	5.2	2	4.9	
$t_{PLH}$	A, B, or PARITY	$\overline{ERR}$	2	4.5	6.3	2	7.5	2	7.2	ns
$t_{PHL}$			2	4.8	6.3	2	7.7	2	7.4	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS

TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open


$\overline{\text{ERR}}$	S1
$t_{PHL}$ (see Note E)	7 V
$t_{PLH}$ (see Note F)	7 V




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

NOTES: A.  $C_L$  includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics:  $\text{PRR} \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .

C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

D. The outputs are measured one at a time with one transition per measurement.

E.  $t_{PHL}$  is measured at 1.5 V.

F.  $t_{PLH}$  is measured at  $V_{OL} + 0.3 \text{ V}$ .

Figure 1. Load Circuit and Voltage Waveforms



## **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

**TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.**

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.