


# SN54ABT32543, SN74ABT32543 36-BIT REGISTERED BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS230B – JUNE 1992 – REVISED JULY 1994

- Members of the Texas Instruments *Widebus+*™ Family
- State-of-the-Art *EPIC-II B*™ BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce)  $< 0.8$  V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- High-Drive Outputs ( $-32\text{-mA } I_{OH}$ ,  $64\text{-mA } I_{OL}$ )
- Bus-Hold Inputs Eliminate the Need for External Pullup Resistors
- Packaged in 100-Pin Plastic Thin Quad Flat (PZ) Package With  $14 \times 14\text{-mm}$  Body Using 0.5-mm Lead Pitch

SN74ABT32543 . . . PZ PACKAGE  
(TOP VIEW)



## description

The 'ABT32543 are 36-bit registered transceivers that contain two sets of D-type latches for temporary storage of data flowing in either direction. These devices can be used as two 18-bit transceivers or one 36-bit transceiver. Separate latch-enable ( $\overline{LEAB}$  or  $\overline{LEBA}$ ) and output-enable ( $\overline{OEAB}$  or  $\overline{OEBA}$ ) inputs are provided for each register to permit independent control in either direction of data flow.

Widebus+ and EPIC-II B are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

# SN54ABT32543, SN74ABT32543

## 36-BIT REGISTERED BUS TRANSCEIVERS

### WITH 3-STATE OUTPUTS

SCBS230B – JUNE 1992 – REVISED JULY 1994

#### description (continued)

The A-to-B enable ( $\overline{CEAB}$ ) input must be low in order to enter data from A or to output data from B. If  $\overline{CEAB}$  is low and  $\overline{LEAB}$  is low, the A-to-B latches are transparent; a subsequent low-to-high transition of  $\overline{LEAB}$  puts the A latches in the storage mode. With  $\overline{CEAB}$  and  $\overline{OEAB}$  both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar but requires using the  $\overline{CEBA}$ ,  $\overline{LEBA}$ , and  $\overline{OEBA}$  inputs.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN54ABT32543 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74ABT32543 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

FUNCTION TABLE†  
(each 18-bit section)

INPUTS				OUTPUT B
$\overline{CEAB}$	$\overline{LEAB}$	$\overline{OEAB}$	A	
H	X	X	X	Z
X	X	H	X	Z
L	H	L	X	$B_0^{\ddagger}$
L	L	L	L	L
L	L	L	H	H



† A-to-B data flow is shown; B-to-A flow control is the same except that it uses  $\overline{CEBA}$ ,  $\overline{LEBA}$ , and  $\overline{OEBA}$ .

‡ Output level before the indicated steady-state input conditions were established.

# SN54ABT32543, SN74ABT32543 36-BIT REGISTERED BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS230B – JUNE 1992 – REVISED JULY 1994

logic diagram (positive logic)



# SN54ABT32543, SN74ABT32543

## 36-BIT REGISTERED BUS TRANSCEIVERS

### WITH 3-STATE OUTPUTS

SCBS230B – JUNE 1992 – REVISED JULY 1994

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$	–0.5 V to 7 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$	–0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT32543	96 mA
SN74ABT32543	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	–18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	–50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2)	1.2 W
Storage temperature range	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 75 mils.  
 For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

#### recommended operating conditions

		SN54ABT32543		SN74ABT32543		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current		–24		–32	mA
$I_{OL}$	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate					μs/V
$T_A$	Operating free-air temperature	–55	125	–40	85	°C

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



**SN54ABT32543, SN74ABT32543**  
**36-BIT REGISTERED BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS230B – JUNE 1992 – REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	SN54ABT32543			SN74ABT32543			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
$V_{IK}$		$V_{CC} = 4.5\text{ V}$ , $I_I = -18\text{ mA}$			-1.2			-1.2	V
$V_{OH}$		$V_{CC} = 4.5\text{ V}$ , $I_{OH} = -3\text{ mA}$	2.5			2.5			V
		$V_{CC} = 5\text{ V}$ , $I_{OH} = -3\text{ mA}$	3			3			
		$V_{CC} = 4.5\text{ V}$	2			2			
$V_{OL}$		$V_{CC} = 4.5\text{ V}$			0.55			0.55	V
								0.55	
$I_I$	Control inputs	$V_{CC} = 0\text{ to }5.5\text{ V}$ , $V_I = V_{CC}\text{ or GND}$			$\pm 1$			$\pm 1$	$\mu\text{A}$
	A or B ports	$V_{CC} = 2.1\text{ V to }5.5\text{ V}$ , $V_I = V_{CC}\text{ or GND}$			$\pm 20$			$\pm 20$	
$I_{I(\text{hold})}$	A or B ports	$V_{CC} = 4.5\text{ V}$			100			100	$\mu\text{A}$
					-100			-100	
$I_{OZPU}^\ddagger$		$V_{CC} = 0\text{ to }2.1\text{ V}$ , $O_E = X$			$\pm 50$			$\pm 50$	$\mu\text{A}$
$I_{OZPD}^\ddagger$		$V_{CC} = 2.1\text{ V to }0$ , $O_E = X$			$\pm 50$			$\pm 50$	$\mu\text{A}$
$I_{OZH}^\S$		$V_{CC} = 2.1\text{ V to }5.5\text{ V}$ , $V_O = 2.7\text{ V}$ , $\overline{O_E} \geq 2\text{ V}$			10			10	$\mu\text{A}$
$I_{OZL}^\S$		$V_{CC} = 2.1\text{ V to }5.5\text{ V}$ , $V_O = 0.5\text{ V}$ , $\overline{O_E} \geq 2\text{ V}$			-10			-10	$\mu\text{A}$
$I_{off}$		$V_{CC} = 0$ , $V_I\text{ or }V_O \leq 4.5\text{ V}$			$\pm 100$			$\pm 100$	$\mu\text{A}$
$I_{CEX}$		$V_{CC} = 5.5\text{ V}$ , $V_O = 5.5\text{ V}$			50			50	$\mu\text{A}$
$I_O^\P$		$V_{CC} = 5.5\text{ V}$ , $V_O = 2.5\text{ V}$	-50	-100	-180	-50	-100	-180	mA
$I_{CC}$		$V_{CC} = 5.5\text{ V}$ , $I_O = 0$ , $V_I = V_{CC}\text{ or GND}$			3			3	mA
					20			20	
					2			2	
$\Delta I_{CC}^\#$		$V_{CC} = 5.5\text{ V}$ , One input at 3.4 V, Other inputs at $V_{CC}\text{ or GND}$			1			1	mA
$C_i$	Control inputs	$V_I = 2.5\text{ V or }0.5\text{ V}$			3.5			3.5	pF
$C_{io}$	A or B ports	$V_O = 2.5\text{ V or }0.5\text{ V}$			9.5			9.5	pF

† All typical values are at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ This parameter is specified by characterization.

§ The parameters  $I_{OZH}$  and  $I_{OZL}$  include the input leakage current.

¶ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

# This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

**timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)**

		$V_{CC} = 5\text{ V}$ , $T_A = 25^\circ\text{C}$		SN54ABT32543		SN74ABT32543		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
$t_w$	Pulse duration, $\overline{LEAB}$ or $\overline{LEBA}$ low	3.3		3.3		3.3		ns
$t_{su}$	Setup time	Data before $\overline{LEAB}^\uparrow$ or $\overline{LEBA}^\uparrow$	2.1	2.1		2.1		ns
		Data before $\overline{CEAB}^\uparrow$ or $\overline{CEBA}^\uparrow$	1.7	1.7		1.7		
$t_h$	Hold time	Data after $\overline{LEAB}^\uparrow$ or $\overline{LEBA}^\uparrow$	0.6	0.6		0.6		ns
		Data after $\overline{CEAB}^\uparrow$ or $\overline{CEBA}^\uparrow$	0.9	0.9		0.9		

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54ABT32543, SN74ABT32543

## 36-BIT REGISTERED BUS TRANSCEIVERS

### WITH 3-STATE OUTPUTS

SCBS230B – JUNE 1992 – REVISED JULY 1994


switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$			SN54ABT32543		SN74ABT32543		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	A or B	B or A	1	3.5	5.2	1	6.3	1	5.9	ns
$t_{PHL}$			1	3.5	5.1	1	5.9	1	5.7	
$t_{PLH}$	$\overline{LE}$	A or B	1.9	4.6	6.3	1.9	7.9	1.9	7.5	ns
$t_{PHL}$			1.9	4.3	5.9	1.9	6.9	1.9	6.6	
$t_{PZH}$	$\overline{CE}$	A or B	1.7	4.3	6.7	1.7	8.3	1.7	8	ns
$t_{PZL}$			2.6	5.2	8	2.6	8.8	2.6	8.8	
$t_{PHZ}$	$\overline{OE}$	A or B	1.6	3.8	6.6	1.6	7.4	1.6	7.1	ns
$t_{PLZ}$			2.4	4.6	7	2.4	7.9	2.4	7.5	
$t_{PZH}$	$\overline{OE}$	A or B	1.4	3.8	6.1	1.4	7.6	1.4	7.3	ns
$t_{PZL}$			2.3	4.7	7.4	2.3	8.2	2.3	8.1	
$t_{PHZ}$	$\overline{OE}$	A or B	1.3	3.4	6.1	1.3	6.7	1.3	6.5	ns
$t_{PLZ}$			2	4.2	6.6	2	7.2	2	6.9	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





## **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

**TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.**

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.