

SN54GTL16612, SN74GTL16612 18-BIT GTL/LVT UNIVERSAL BUS TRANSCEIVERS

SCBS480D – JUNE 1994 – REVISED AUGUST 1996

- Translate Between GTL Logic Levels and LVTTTL or 5-V TTL Logic Levels
- Members of the Texas Instruments *Widebus™* Family
- Support Mixed-Mode Signal Operation on A Port
- Universal Bus Transceiver (*UBT™*) Combines D-Type Latches and D-Type Flip-Flops With Qualified Storage Enable
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors on A Port
- Flow-Through Architecture Facilitates Printed-Circuit-Board Layout
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Package Options Include Plastic Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Ceramic Flat (WD) Packages

description

These 18-bit bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.


The B port operates at GTL levels while the A port and control inputs are compatible with LVTTTL and 5-V TTL logic levels.

Data flow in each direction is controlled by output-enable (\overline{OEAB} and \overline{OEBA}), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock or latch-enable can be controlled by the clock-enable (\overline{CEAB} and \overline{CEBA}) inputs. For A-to-B data flow, the devices operate in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if \overline{CEAB} is low and CLKAB is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of CLKAB if \overline{CEAB} is also low. \overline{OEAB} is active low. When \overline{OEAB} is low, the outputs are active. When \overline{OEAB} is high, the outputs are in the high-impedance state. Data flow for B to A is similar to that for A to B but uses \overline{OEBA} , LEBA, CLKBA, and \overline{CEBA} .

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54GTL16612 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74GTL16612 is characterized for operation from -40°C to 85°C .

SN54GTL16612 . . . WD PACKAGE
SN74GTL16612 . . . DGG OR DL PACKAGE
(TOP VIEW)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and UBT are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

SN54GTL16612, SN74GTL16612
18-BIT GTL/LVT UNIVERSAL BUS TRANSCEIVERS

SCBS480D – JUNE 1994 – REVISED AUGUST 1996

FUNCTION TABLE†


INPUTS					OUTPUT B	MODE
$\overline{\text{CEAB}}$	$\overline{\text{OEAB}}$	LEAB	CLKAB	A		
X	H	X	X	X	Z	Latched storage of A data
L	L	L	H	X	B_0^\ddagger	
L	L	L	L	X	B_0^\S	
X	L	H	X	L	L	Transparent
X	L	H	X	H	H	
L	L	L	\uparrow	L	L	Clocked storage of A data
L	L	L	\uparrow	H	H	
H	L	L	X	X	B_0^\S	Clock inhibit

† A-to-B data flow is shown: B-to-A data flow is similar but uses $\overline{\text{OEBA}}$, $\overline{\text{LEBA}}$, $\overline{\text{CLKBA}}$, and $\overline{\text{CEBA}}$.

‡ Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low

§ Output level before the indicated steady-state input conditions were established

logic diagram (positive logic)



SN54GTL16612, SN74GTL16612 18-BIT GTL/LVT UNIVERSAL BUS TRANSCEIVERS

SCBS480D – JUNE 1994 – REVISED AUGUST 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC} : 3.3 V	–0.5 V to 4.6 V
5 V	–0.5 V to 7 V
Input voltage range, V_I (see Note 1): A port	–0.5 V to 7 V
B port	–0.5 V to 4.6 V
Voltage range applied to any output in the high or power-off state, V_O (see Note 1): A port	–0.5 V to 7 V
B port	–0.5 V to 4.6 V
Current into any output in the low state, I_O : A port	128 mA
B port	80 mA
Current into any A-port output in the high state, I_O (see Note 2)	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$)	–50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package	1 W
DL package	1.4 W
Storage temperature range, T_{stg}	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.

recommended operating conditions (see Note 4)

			SN54GTL16612			SN74GTL16612			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	3.3 V	3.15	3.3	3.45	3.15	3.3	3.45	V
		5 V	4.75	5	5.25	4.75	5	5.25	
V _{REF}	Supply voltage		0.8			0.8			V
V _I	Input voltage	B port	V _{CC} (3.3 V)			V _{CC} (3.3 V)			V
		Except B port	5.5			5.5			
V _{IH}	High-level input voltage	B port	V _{REF} +50 mV			V _{REF} +50 mV			V
		Except B port	2			2			
V _{IL}	Low-level input voltage	B port	V _{REF} −50 mV			V _{REF} −50 mV			V
		Except B port	0.8			0.8			
I _{IK}	Input clamp current		−18			−18			mA
I _{OH}	High-level output current	A port	−32			−32			mA
I _{OL}	Low-level output current	A port	64			64			mA
		B port	40			40			
T _A	Operating free-air temperature		−55			−40			°C
			125			85			

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

SN54GTL16612, SN74GTL16612

18-BIT GTL/LVT UNIVERSAL BUS TRANSCEIVERS

SCBS480D – JUNE 1994 – REVISED AUGUST 1996

electrical characteristics over recommended operating free-air temperature range, $V_{REF} = 0.8\text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54GTL16612			SN74GTL16612			UNIT
				MIN	TYP†	MAX	MIN	TYP†	MAX	
V _{IK}		V _{CC} (3.3 V) = 3.15 V, V _{CC} (5 V) = 4.75 V	I _I = −18 mA	−1.2			−1.2			V
V _{OH}	A port	V _{CC} = MIN to MAX‡, V _{CC} (3.3 V) = 3.15 V, V _{CC} (5 V) = 4.75 V	I _{OH} = −100 μA	V _{CC} −0.2			V _{CC} −0.2			V
		I _{OH} = −8 mA	2.4			2.4				
		I _{OH} = −32 mA	2			2				
V _{OL}	A port	V _{CC} (3.3 V) = 3.15 V, V _{CC} (5 V) = 4.75 V	I _{OL} = 100 μA	0.2			0.2			V
			I _{OL} = 16 mA	0.4			0.4			
			I _{OL} = 32 mA	0.5			0.5			
			I _{OL} = 64 mA	0.55			0.55			
	B port	V _{CC} (3.3 V) = 3.15 V, V _{CC} (5 V) = 4.75 V, I _{OL} = 40 mA	0.4			0.4				
I _I	Control inputs	V _{CC} = 0 or MAX‡, V _I = 5.5 V	10			10			μA	
	A port	V _{CC} (3.3 V) = 3.45 V, V _{CC} (5 V) = 5.25 V	V _I = 5.5 V	20			20			
			V _I = V _{CC}	1			1			
			V _I = 0	−30			−30			
	B port	V _{CC} (3.3 V) = 3.45 V, V _{CC} (5 V) = 5.25 V	V _I = V _{CC} (3.3 V)	5			5			
V _I = 0			−5			−5				
I _{off}		V _{CC} = 0, V _I or V _O = 0 to 4.5 V		100			100			μA
I _I (hold)	A port	V _{CC} (3.3 V) = 3.15 V, V _{CC} (5 V) = 4.75 V	V _I = 0.8 V	75			75			μA
			V _I = 2 V	−75			−75			
I _{OZH}	A port	V _{CC} (3.3 V) = 3.45 V, V _{CC} (5 V) = 5.25 V, V _O = 3 V		1			1			μA
	B port	V _{CC} (3.3 V) = 3.45 V, V _{CC} (5 V) = 5.25 V, V _O = 1.2 V		10			10			
I _{OZL}	A port	V _{CC} (3.3 V) = 3.45 V, V _{CC} (5 V) = 5.25 V, V _O = 0.5 V		−1			−1			μA
	B port	V _{CC} (3.3 V) = 3.45 V, V _{CC} (5 V) = 5.25 V, V _O = 0.4 V		−10			−10			
I _{CC} (3.3V _c)	A or B port	V _{CC} (3.3 V) = 3.45 V, V _{CC} (5 V) = 5.25 V, I _O = 0, V _I = V _{CC} (3.3 V) or GND	Outputs high	1			1			mA
			Outputs low	5			5			
			Outputs disabled	1			1			
I _{CC} (5 V)	A or B port	V _{CC} (3.3 V) = 3.45 V, V _{CC} (5 V) = 5.25 V, I _O = 0, V _I = V _{CC} (3.3 V) or GND	Outputs high	120			120			mA
			Outputs low	120			120			
			Outputs disabled	120			120			
ΔI _{CC} §		V _{CC} (3.3 V) = 3.45 V, V _{CC} (5 V) = 5.25 V, A or control inputs at V _{CC} (3.3 V) or GND, One input at 2.7 V		1			1			mA
C _i	Control inputs	V _I = 3.15 V or 0		3.5			3.5			pF
C _{io}	A port	V _O = 3.15 V or 0		12			12			pF
	B port	Per IEEE Standard 1149.0-1991		5			5			

† All typical values are at $V_{CC} (3.3\text{ V}) = 3.3\text{ V}$, $V_{CC} (5\text{ V}) = 5\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54GTL16612, SN74GTL16612 18-BIT GTL/LVT UNIVERSAL BUS TRANSCEIVERS

SCBS480D – JUNE 1994 – REVISED AUGUST 1996

timing requirements over recommended ranges of supply voltage and operating free-air temperature, $V_{REF} = 0.8\text{ V}$ (unless otherwise noted)

			SN54GTL16612		SN74GTL16612		UNIT
			MIN	MAX	MIN	MAX	
f_{clock}	Clock frequency		0	95	0	95	MHz
t_w	Pulse duration	LEAB or LEBA high	3.3		3.3		ns
		CLKAB or CLKBA high or low	5.6		5.6		
t_{su}	Setup time	A before CLKAB \uparrow	0.9		0		ns
		B before CLKBA \uparrow	3.4		2.5		
		A before LEAB \downarrow	1.2		0.4		
		B before LEBA \downarrow	1		0.9		
		\overline{CEAB} before CLKAB \uparrow	2.1		1		
		\overline{CEBA} before CLKBA \uparrow	2.6		2.1		
t_h	Hold time	A after CLKAB \uparrow	2.9		2.7		ns
		B after CLKBA \uparrow	4.1		0.4		
		A after LEAB \downarrow	4.5		3.4		
		B after LEBA \downarrow	4.3		3.3		
		\overline{CEAB} after CLKAB \uparrow	2		1.5		
		\overline{CEBA} after CLKBA \uparrow	0.5		0.4		

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $V_{REF} = 0.8\text{ V}$ (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54GTL16612			SN74GTL16612			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
f _{max}			95			95			MHz
t _{PLH}	A	B	1	2.6	3.8	1	2.6	3.8	ns
t _{PHL}			1	2.2	4	1	2.2	4	
t _{PLH}	LEAB	B	1.8	3.6	5.4	1.8	3.6	5.4	ns
t _{PHL}			1.5	3.3	5.5	1.5	3.3	5.5	
t _{PLH}	CLKAB	B	1.8	3.7	5.3	1.8	3.7	5.3	ns
t _{PHL}			1.5	3.3	5.5	1.5	3.3	5.5	
t _{PLH}	<u>OEAB</u>	B	1.6	3.3	4.7	1.6	3.3	4.7	ns
t _{PHL}			1.3	3.2	5.5	1.3	3.2	5.5	
t _r	Transition time, B outputs (0.5 V to 1 V)		1.3			1.3			ns
t _f	Transition time, B outputs (1 V to 0.5 V)		0.5			0.5			ns
t _{PLH}	B	A	2	4.8	6.9	2	4.8	6.9	ns
t _{PHL}			1.4	3.6	5.1	1.4	3.6	5.1	
t _{PLH}	LEBA	A	2.1	4.3	6.1	2.1	4.3	6.1	ns
t _{PHL}			1.9	3.6	5.1	1.9	3.6	5.1	
t _{PLH}	CLKBA	A	2.3	4.5	6.4	2.3	4.5	6.4	ns
t _{PHL}			2.2	4	5.6	2.2	4	5.6	
t _{en}	<u>OEBA</u>	A	1.9	4.7	7.2	1.9	4.7	7.2	ns
t _{djs}			2.5	4.6	6.9	2.5	4.6	6.9	

\dagger All typical values are at $V_{CC} (3.3\text{ V}) = 3.3\text{ V}$, $V_{CC} (5\text{ V}) = 5\text{ V}$, $T_A = 25^\circ\text{C}$.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54GTL16612, SN74GTL16612 18-BIT GTL/LVT UNIVERSAL BUS TRANSCEIVERS

SCBS480D – JUNE 1994 – REVISED AUGUST 1996

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.