- **Members of the Texas Instruments *SCOPE*™ Family of Testability Products**
- **Support the IEEE Standard 1149.1-1990 (JTAG) Test Access Port (TAP) and Boundary-Scan Architecture**
- **Extend Scan Access From Board Level to Higher Levels of System Integration**
- **Promote Reuse of Lower-Level (Chip/Board) Tests in System Environment**
- **Switch-Based Architecture Allows Direct Connect of Primary TAP to Secondary TAP**
- **Primary TAP Is Multidrop for Minimal Use of Backplane Wiring Channels**
- **Simple Addressing (Shadow) Protocol Is Received/Acknowledged on Primary TAP**
- **Shadow Protocols Can Occur in Any Stable TAP State Other Than Shift-DR or Shift-IR to Provide for Board-to-Board Test and Built-In Self-Test (BIST)**
- **10-Bit Address Space Provides for Up to 1021 User-Specified Board Addresses**
- **Bypass Pin ($\overline{BYP}$) Forces Primary-to-Secondary Connection Without Use of Shadow Protocols**
- **Connect Pin ($\overline{CON}$) Provides Indication of Primary-to-Secondary Connection**
- **High-Drive Outputs (–32-mA I_{OH}, 64-mA I_{OL}) Support Backplane Interface at Primary and High Fanout at Secondary**
- **Package Options Include Plastic Small-Outline Packages (DW), Ceramic Chip Carriers (FK), and Ceramic 300-mil DIPs (JT)**
- **Space-Saving Package Option: Shrink Small-Outline Package (DB) Features EIAJ 0.65-mm Lead Pitch**

SN54ABT8996 . . . JT PACKAGE
SN74ABT8996 . . . DB OR DW PACKAGE
(TOP VIEW)



SN54ABT8996 . . . FK PACKAGE
(TOP VIEW)



NC – No internal connection

PRODUCT PREVIEW

description

The ′ABT8996 10-bit addressable scan ports (ASP) are members of the Texas Instruments SCOPE™ testability integrated circuit family. This family of devices supports IEEE Standard 1149.1-1990 boundary scan to facilitate testing of complex circuit assemblies. Unlike most SCOPE™ devices, the ASP is not a boundary-scannable device, rather, it applies TI's addressable-shadow-port technology to the IEEE Standard 1149.1-1990 (JTAG) test access port (TAP) to extend scan access beyond the board level.

Conceptually, the ASP is a simple switch that can be used to directly connect a set of multidrop primary TAP signals to a set of secondary TAP signals – for example, to interface backplane TAP signals to a board-level TAP. The ASP provides all signal buffering that might be required at these two interfaces. When primary and secondary TAPs are connected, only a moderate propagation delay is introduced – no storage or other retiming elements are inserted. This simple, direct connection minimizes the need for reformatting board-level test vectors for in-system use.

SCOPE is a trademark of Texas Instruments Incorporated.

description (continued)

Most operations of the ASP are synchronous to the primary test clock (PTCK) input. This PTCK signal is always buffered directly onto the secondary test clock (STCK) output.

Upon power up of the device, the ASP assumes a condition in which the primary TAP is disconnected from the secondary TAP (unless the bypass signal is used, as below). This reset condition also can be entered by the assertion of the primary test reset ($\overline{\text{PTRST}}$) input or by use of shadow protocol. The $\overline{\text{PTRST}}$ signal is always buffered directly onto the secondary test reset ($\overline{\text{STRST}}$) output, ensuring that the ASP and its associated secondary TAP can be reset simultaneously.

When connected, the primary test data input (PTDI) and primary test mode select (PTMS) input are buffered onto the secondary test data output (STDO) and secondary test mode select (STMS) output, respectively, while the secondary test data input (STDI) is buffered onto the primary test data output (PTDO). When disconnected, the STDO is at high impedance, while the PTDO is at high impedance except during acknowledgement of a shadow protocol. Upon disconnect of the secondary TAP, the STMS holds its last low or high level, allowing the secondary TAP to be held in its last stable state. Upon reset of the ASP, the STMS output is high, allowing the secondary TAP to be synchronously reset to the Test-Logic-Reset state.

In system, primary-to-secondary connection is based on shadow protocols that are received and acknowledged on the PTDI and PTDO, respectively. These protocols can occur in any of the stable TAP states other than Shift-DR or Shift-IR (i.e., Test-Logic-Reset, Run-Test/Idle, Pause-DR or Pause-IR). The essential nature of the protocols is to receive/transmit an address via a bit-pair signaling scheme. When an address is received at PTDI that matches that at the address inputs (A9–A0), the ASP retransmits its address at PTDO as an acknowledgement and then assumes the connected status as above. If the received address does not match that at the address inputs, the ASP immediately assumes the disconnected status without acknowledgement.

The ASP also supports three dedicated addresses that can be received globally (that is, to which all ASPs respond) during shadow protocols. Receipt of the dedicated disconnect address (DSA) causes the ASP to disconnect in the same fashion as a nonmatching address. Reservation of this address for global use ensures that at least one address is available to disconnect all receiving ASPs. The DSA is especially useful when the secondary TAPs of multiple ASPs are to be left in different stable states. Receipt of the reset address (RSA) causes the ASP to assume the reset condition, as above. Receipt of the test synchronization address (TSA) causes the ASP to assume a connect status in which the PTDO and STDO are at high impedance but the connection from PTMS to STMS is maintained to allow simultaneous operation of the secondary TAPs of multiple ASPs. This is useful for broadcast TAP state movement and/or synchronous test operation, such as in Run-Test/Idle state. The TSA is valid only when received in the Pause-DR or Pause-IR TAP states.

Alternatively, primary-to-secondary connection can be selected by assertion of a low level at the bypass ($\overline{\text{BYP}}$) input. This operation is asynchronous to PTCK and is independent of $\overline{\text{PTRST}}$ and/or power-up reset. This bypassing feature is especially useful in the board-test environment, since it allows the board-level automated test equipment (ATE) to treat the ASP as a simple transceiver. When the $\overline{\text{BYP}}$ input is high, the ASP is free to respond to shadow protocols.

Whether the connected status is achieved by use of shadow protocol or by use of $\overline{\text{BYP}}$, this status is indicated by a low level at the connect ($\overline{\text{CON}}$) output. Likewise, when the secondary TAP is disconnected from the primary TAP, the $\overline{\text{CON}}$ output is high.

The SN54ABT8996 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABT8996 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE

INPUTS		SHADOW-PROTOCOL RESULT†	OUTPUTS						PRIMARY-TO-SECONDARY CONNECT STATUS
$\overline{BYP}$	$\overline{PTRST}$		$\overline{STRST}$	STCK	STMS	STDO	PTDO	$\overline{CON}$	
L	X	X	$\overline{PTRST}$	PTCK	PTMS	PTDI	STDI	L	ON
H	L	X	$\overline{PTRST}$	PTCK	H	Z	Z	H	RESET
H	H	RESET	$\overline{PTRST}$	PTCK	H	Z	Z	H	RESET
H	H	MATCH	$\overline{PTRST}$	PTCK	PTMS	PTDI	STDI	L	ON
H	H	NO MATCH	$\overline{PTRST}$	PTCK	$STMS_0$‡	Z	Z	H	OFF
H	H	HARD ERROR§	$\overline{PTRST}$	PTCK	$STMS_0$‡	Z	Z	H	OFF
H	H	DISCONNECT	$\overline{PTRST}$	PTCK	$STMS_0$‡	Z	Z	H	OFF
H	H	TEST SYNCHRONIZATION	$\overline{PTRST}$	PTCK	PTMS	Z	Z	H	TMS-ON

† Shadow protocols are received serially via PTCK and PTDI and acknowledged serially via PTCK and PTDO under certain conditions in which PTMS is static low or static high (see shadow protocol). The result shown here follows any required acknowledgement.
‡ STMS level before indicated steady-state conditions were established.
§ The shadow protocol is well defined. Some variations in the protocol are tolerated (see protocol errors). Those that are not tolerated are considered hard errors and cause disconnect as indicated.

functional block diagram



PRODUCT PREVIEW

Terminal Functions

TERMINAL NAME	DESCRIPTION
A9–A0	Address inputs. The ASP compares addresses received via shadow protocol against the value at A9–A0 to determine address match. The bit order is from most significant to least significant. An internal pullup at each A9 – A0 terminal forces the terminal to a high level if it has no external connection.
$\overline{\text{BYP}}$	Bypass input. The ASP is forced into ON status while $\overline{\text{BYP}}$ is low. Shadow protocols are ignored. Otherwise, while $\overline{\text{BYP}}$ is high, the ASP is free to respond to shadow protocols. An internal pullup forces $\overline{\text{BYP}}$ to a high level if it has no external connection.
$\overline{\text{CON}}$	Connect indicator (output). The ASP indicates ON status by forcing $\overline{\text{CON}}$ to be low. OFF status is indicated when $\overline{\text{CON}}$ is high.
GND	Ground
PTCK	Primary test clock. PTCK receives the TCK signal required by IEEE Standard 1149.1-1990. The ASP always buffers PTCK to STCK. Shadow protocols are received/acknowledged synchronously to PTCK and connect status changes invoked by shadow protocol are made synchronously to PTCK.
PTDI	Primary test data input. PTDI receives the TDI signal required by IEEE Standard 1149.1-1990. During appropriate TAP states, the ASP monitors PTDI for shadow protocols. During shadow protocols, data at PTDI is captured on the rising edge of PTCK. When a valid shadow protocol is received in this fashion, the ASP compares the received address against the A9 – A0 inputs. If the ASP detects a match, it outputs an acknowledgement and then connects its primary TAP terminals to its secondary TAP terminals. Under ON status, the ASP buffers the PTDI signal to STDO. An internal pullup forces PTDI to a high level if it has no external connection.
PTDO	Primary test data output. PTDO transmits the TDO signal required by IEEE Standard 1149.1-1990. During shadow protocols, the ASP transmits any required acknowledgement via the PTDO. The acknowledgement data output at PTDO changes on the falling edge of PTCK. Under ON status, the ASP buffers the PTDO signal from STDI. Under OFF status, PTDO is at high impedance.
PTMS	Primary test mode select. PTMS receives the TMS signal required by IEEE Standard 1149.1-1990. The ASP monitors the PTMS to determine the TAP controller state. During stable TAP states other than Shift-DR or Shift-IR (i.e., Test-Logic-Reset, Run-Test-Idle, Pause-DR, Pause-IR) the ASP can respond to shadow protocols. Under ON status, the ASP buffers the PTMS signal to STMS. The ASP can also respond in Pause-DR and Pause-IR states to a special address (TSA) that leaves the serial data paths (STDI-to-PTDO, PTDI-to-STDO) disconnected but maintains the PTMS-to-STMS connection. An internal pullup forces PTMS to a high level if it has no external connection.
$\overline{\text{PTRST}}$	Primary test reset. $\overline{\text{PTRST}}$ receives the $\overline{\text{TRST}}$ signal allowed by IEEE Standard 1149.1-1990. The ASP always buffers $\overline{\text{PTRST}}$ to $\overline{\text{STRST}}$. If $\overline{\text{BYP}}$ is high, then a low signal at $\overline{\text{PTRST}}$ forces the ASP to assume OFF status and forces the STMS output high. Otherwise, while $\overline{\text{PTRST}}$ is high, the ASP is free to respond to shadow protocols. An internal pullup forces $\overline{\text{PTRST}}$ to a high level if it has no external connection.
STCK	Secondary test clock. STCK retransmits the TCK signal required by IEEE Standard 1149.1-1990. The ASP always buffers STCK from PTCK.
STDI	Secondary test data input. STDI receives the TDI signal required by IEEE Standard 1149.1-1990. Under ON status, the ASP buffers STDI to PTDO. An internal pullup forces STDI to a high level if it has no external connection.
STDO	Secondary test data output. STDO transmits the TDO signal required by IEEE Standard 1149.1-1990. Under ON status, the ASP buffers STDO from PTDI. Under OFF status, STDO is at high impedance.
STMS	Secondary test mode select. STMS retransmits the TMS signal required by IEEE Standard 1149.1-1990. Under ON status, the ASP buffers STMS from PTMS. When disconnected, STMS maintains its last valid state until the ASP is reset (upon which it is forced high) or the ASP again assumes ON status. The ASP can also maintain a status in which the serial data paths (STDI-to-PTDO, PTDI-to-STDO) are disconnected but the PTMS-to-STMS connection is maintained.
$\overline{\text{STRST}}$	Secondary test reset. $\overline{\text{STRST}}$ retransmits the $\overline{\text{TRST}}$ signal allowed by IEEE Standard 1149.1-1990. The ASP always buffers $\overline{\text{STRST}}$ from $\overline{\text{PTRST}}$.
V_{CC}	Supply voltage

application information

In application, the ASP is used at each of several (serially-chained) groups of IEEE-1149.1-compliant devices. The ASP for each such group is assigned an address (via inputs A9–A0) that is unique from that assigned to ASPs for the remaining groups. Each ASP is wired at its primary TAP to common (multidrop) TAP signals (sourced from a central IEEE-1149.1 bus master) and fans out its secondary TAP signals to the specific group of IEEE-1149.1-compliant devices with which it is associated. An example is shown in Figure 1.



Figure 1. ASP Application

This application allows the ASP to be wired to a 4- or 5-wire multidrop test access bus, such as might be found on a backplane. Each ASP would then be located on a module, for example a printed-circuit board (PCB), which contains a serial chain of IEEE-1149.1-compliant devices and which would plug into the module-to-module bus (e.g., backplane). In the complete system, the ASP shadow protocols would allow the selection of the scan chain on a single module. The selected scan chain could then be controlled, via the multidrop TAP, as if it were the only scan chain in the system. Normal IR and DR scans can then be performed to accomplish the module test objectives.

Once scan operations to a given module are complete, another module can be selected in the same fashion, at which time the ASP-based connection to the first module is dissolved. This procedure can be continued progressively for each module to be tested. Finally, one of two global addresses can be issued to either leave all modules unselected (disconnect address, DSA) or to deselect and reset scan chains for all modules (reset address, RSA).

Additionally, in Pause-DR and Pause-IR TAP states a third global address (test synchronization address, TSA) can be invoked to allow simultaneous TAP state changes in selected modules. This is especially useful for allowing selected modules to be moved simultaneously to the Run-Test-Idle TAP state for module-level or module-to-module built-in self-test (BIST) functions, which operate synchronously to TCK in that TAP state.

architecture

Conceptually, the ASP can be viewed as a bank of switches that can connect or isolate a module-level TAP to/from a higher-level (e.g., module-to-module) TAP. This is illustrated in Figure 2. The state of the switches (open versus closed) is based on shadow protocols, which are received on PTDI and are synchronous to PTCK.

The simple architecture of the ASP allows the system designer to overcome the limitations of IEEE 1149.1 *ring* and *star* configurations. Ring configurations (in which each module's TDO is chained to the next module's TDI) are of limited use in backplane environments, since removal of a module breaks the scan chain and prevents test of the remainder of the system. Star configurations (in which all module TDOs and TDIs are connected in parallel) are suited to the backplane environment, but, since each module must receive its own TMS, are costly in terms of backplane routing channels. By comparison, use of the ASP allows all five IEEE-1149.1 signals to be routed in multidrop fashion.



Figure 2. ASP Conceptual Model

As illustrated in the functional block diagram, the ASP comprises three major logic blocks. Blocks for shadow protocol receive and shadow protocol transmit are responsible for receipt of select protocol and transmission of acknowledge protocol, respectively. The connect control block is responsible for TAP state monitor and address matching.

Some additional logic is illustrated outside of these major blocks. This additional logic is responsible for controlling the activity of the ASP outputs based on the shadow protocol result and/or protocol bypass [as selected by an active (low) $\overline{\text{BYP}}$ input].

shadow protocol

Addressing of an ASP in-system is accomplished by shadow protocols, which are received at PTDI synchronously to PTCK. Shadow protocols can occur only in the following stable TAP states: Test-Logic-Reset, Run-Test/Idle, Pause-DR, and Pause-IR. Additionally, the ASP PTMS must be held at a constant low or high level throughout a shadow protocol. If TAP state changes occur in the midst of a shadow protocol, the shadow protocol is terminated and the select protocol state machine returns to its initial state. Shadow protocols never occur in Shift-DR or Shift-IR states in order to prevent contention on the signal bus to which PTDO is wired.

The shadow protocol is based on a bit-pair signaling scheme in which two bit-pair combinations (data one, data zero) are used to represent address data and the other two bit-pair combinations (select, idle) are used for framing – that is, to indicate where address data begins and ends.

These bit pairs are received at PTDI (or transmitted at PTDO) synchronously to PTCK as follows (timing is illustrated in Figure 3):

- The idle bit pair (I) is represented as two consecutive high signals.
- The select bit pair (S) is represented as two consecutive low signals.
- The data one bit pair (D) is represented as a low signal followed by a high signal.
- The data zero bit pair (D) is represented as a high signal followed by a low signal.



Figure 3. Bit-Pair Timing (Data Zero Shown)

A complete shadow protocol is composed of the receipt of a select protocol followed, if applicable, by the transmission of an acknowledge protocol (which is issued from PTDO only if the received address matches that at the A9–A0 inputs). Both of these subprotocols are composed of ten data bit pairs framed at the beginning by idle and select bit pairs and at the end by select and idle bit pairs. This is represented in an abbreviated fashion as follows: ISDDDDDDDDDDSI. Figure 4 illustrates a complete shadow protocol (the symbol T is used to represent a high-impedance condition on the associated signal line — since the high-impedance state at PTDI is logically high due to pullup, it maps onto the idle bit pair).



Figure 4. Complete Shadow Protocol

PRODUCT PREVIEW

select protocol

The select protocol is the ASP's means of receiving (at PTDI) address information from an IEEE 1149.1 bus master. It follows the ISDDDDDDDDDDSI sequence described previously. A 10-bit address value is decoded from the received data one and/or data zero bit pairs. These bit pairs are interpreted in least-significant-bit-first order (that is, the first data bit pair received is considered to correspond to A0).

acknowledge protocol

Following the receipt of a complete select protocol sequence, the protocol result provisionally is set to NO MATCH and the connect status set to OFF. The received address is then compared to that at the ASP address inputs (A9–A0). If these address values match, the ASP immediately (with no delay) responds with an acknowledge protocol transmitted from PTDO. This protocol follows the ISDDDDDDDDDDSI sequence described previously. The transmitted address represents the address of the selected ASP which, by definition, is the same address received by the ASP in the select protocol. The 10-bit address value is encoded into data one and/or data zero bit pairs. The bit pairs are to be interpreted in least-significant-bit-first order (that is, the first data bit pair transmitted is to be considered to correspond to A0). If the received address does not match that at the ASP address inputs, no acknowledge protocol is transmitted and the shadow protocol is considered complete.

protocol errors

Protocol errors occur when bit pairs are received out of sequence. Some of these sequencing errors can be tolerated and are termed *soft* errors. No specific action occurs as the result of a soft error. Other errors represent cases where the addressing information could be incorrectly received and are termed *hard* errors. Hard errors are characterized by sequences in which at least one bit of address data has been properly transmitted followed by a sequencing error. When a hard error occurs, any connection to an ASP is dissolved. Table 1 lists the bit-pair sequences that result in soft errors and hard errors. A hard error also results when the primary TAP state changes during select protocol following the proper transmission of at least one bit of address data.

Table 1. Shadow Protocol Errors†

SOFT ERRORS	HARD ERRORS
I(D)I	IS(D)I
I(D)(S)I	IS(D)S(D)I
I(D)(S)(D)I	IS(D)S(S)I
I(S)I	
IS(S)(D)I	
IS(S)(D)(S)I	

† Appearance of a bit-pair token in parentheses represents one or more instances.

long address

Receipt of an address longer than ten bits is considered a hard error and the ASP assumes OFF status. The sole exceptions are when all data ones are received or all data zeros are received. In these special cases, the global addresses represented by these bit sequences are observed and appropriate action taken. That is, in the case that only data ones (ten or more) are received, the shadow protocol result is TEST SYNCHRONIZATION (if the primary TAP state is Pause-DR or Pause-IR), and in the case that only data zeros (ten or more) are received, the shadow protocol result is RESET (see test synchronization address and reset address).

short address

In all cases, receipt of an address shorter than ten bits is considered a hard error and the ASP assumes OFF status.

connect control

The connect control block monitors the primary TAP state to enable receipt/acknowledge of shadow protocols in appropriate states (namely, the stable, non-Shift TAP states: Test-Logic-Reset, Run-Test/Idle, Pause-DR, and Pause-IR). Upon receipt of a valid shadow protocol, this block performs the address matching required to compute the shadow protocol result.

TAP state monitor

The TAP state monitor is a synchronous finite state machine that monitors the primary TAP state. The state diagram is illustrated in Figure 5 and mirrors that specified by IEEE Standard 1149.1-1990. The TAP state monitor proceeds through its states based on the level of PTMS at the rising edge of PTCK. Each state is described both in terms of its significance for ASP devices and for connected IEEE-1149.1-compliant devices (called targets). However, the monitor state (primary TAP) can be different from that of disconnected scan chains (secondary TAP).



Figure 5. TAP Monitor State Diagram

PRODUCT PREVIEW

Test-Logic-Reset

The ASP TAP state monitor powers up in the Test-Logic-Reset state. Alternatively, the ASP can be forced asynchronously to this state by assertion of its $\overline{\text{PTRST}}$ input. In the stable Test-Logic-Reset state, the ASP is enabled to receive and respond to shadow protocols. The ASP does not recognize the TSA in this state.

For a target device in the stable Test-Logic-Reset state, the test logic is reset and is disabled so that the normal logic function of the device is performed. The instruction register is reset to an opcode that selects the optional IDCODE instruction, if supported, or the BYPASS instruction. Certain data registers also can be reset to their power-up values.

Run-Test/Idle

In the stable Run-Test/Idle state, the ASP is enabled to receive and respond to shadow protocols. The ASP does not recognize the TSA in this state.

For a target device, Run-Test/Idle is a stable state in which the test logic can be actively running a test or can be idle.

Select-DR-Scan, Select-IR-Scan

The ASP is not enabled to receive and respond to shadow protocols in the Select-DR-Scan and Select-lR-Scan states.

For a target device, no specific function is performed in the Select-DR-Scan and Select-lR-Scan states, and the TAP controller exits either of these states on the next TCK cycle. These states allow the selection of either data-register scan or instruction-register scan.

Capture-DR

The ASP is not enabled to receive and respond to shadow protocols in the Capture-DR state.

For a target device in the Capture-DR state, the selected data register can capture a data value as specified by the current instruction. Such capture operations occur on the rising edge of TCK upon which the Capture-DR state is exited.

Shift-DR

The ASP is not enabled to receive and respond to shadow protocols in the Shift-DR state.

For a target device, upon entry to the Shift-DR state, the selected data register is placed in the scan path between TDI and TDO, and on the first falling edge of TCK, TDO goes from the high-impedance state to an active state. TDO outputs the logic level present in the least significant bit of the selected data register. While in the stable Shift-DR state, data is serially shifted through the selected data register on each TCK cycle.

Exit1-DR, Exit2-DR

The ASP is not enabled to receive and respond to shadow protocols in the Exit1-DR and Exit2-DR states.

For a target device, the Exit1-DR and Exit2-DR states are temporary states that end a data-register scan. It is possible to return to the Shift-DR state from either Exit1-DR or Exit2-DR without recapturing the data register. On the first falling edge of TCK after entry to Exit1-DR, TDO goes from the active state to the high-impedance state.

Pause-DR

In the stable Pause-DR state, the ASP is enabled to receive and respond to shadow protocols. Additionally, the TSA can be recognized in this state.

For target devices, no specific function is performed in the stable Pause-DR state. The Pause-DR state suspends and resumes data-register scan operations without loss of data.

Update-DR

The ASP is not enabled to receive and respond to shadow protocols in the Update-DR state.

For a target device, if the current instruction calls for the selected data register to be updated with current data, such update occurs on the falling edge of TCK following entry to the Update-DR state.

Capture-IR

The ASP is not enabled to receive and respond to shadow protocols in the Capture-IR state.

For a target device in the Capture-IR state, the instruction register captures its current status value. This capture operation occurs on the rising edge of TCK upon which the Capture-IR state is exited.

Shift-IR

The ASP is not enabled to receive and respond to shadow protocols in the Shift-IR state.

For a target device, upon entry to the Shift-IR state, the instruction register is placed in the scan path between TDI and TDO, and on the first falling edge of TCK, TDO goes from the high-impedance state to an active state. TDO outputs the logic level present in the least significant bit of the instruction register. While in the stable Shift-IR state, instruction data is serially shifted through the instruction register on each TCK cycle.

Exit1-IR, Exit2-IR

The ASP is not enabled to receive and respond to shadow protocols in the Exit1-IR and Exit2-IR states.

For target devices, the Exit1-IR and Exit2-IR states are temporary states that end an instruction-register scan. It is possible to return to the Shift-IR state from either Exit1-IR or Exit2-IR without recapturing the instruction register. On the first falling edge of TCK after entry to Exit1-IR, TDO goes from the active state to the high-impedance state.

Pause-IR

In the stable Pause-IR state, the ASP is enabled to receive and respond to shadow protocols. Additionally, the TSA can be recognized in this state.

For target devices, no specific function is performed in the stable Pause-IR state, in which the TAP controller can remain indefinitely. The Pause-IR state suspends and resumes instruction-register scan operations without loss of data.

Update-IR

The ASP is not enabled to receive and respond to shadow protocols in the Update-IR state.

For target devices, the current instruction is updated and takes effect on the falling edge of TCK following entry to the Update-IR state.

address matching

Connect status of the ASP is computed by a match of the address received in the last valid shadow protocol against that at the address inputs (A9–A0) as well as against the three dedicated addresses that are internal to the ASP (reset address – RSA, disconnect address – DSA, and test synchronization address – TSA). The address map is illustrated in Table 2.

Table 2. Address Map

ADDRESS NAME	BINARY CODE	HEX CODE	SHADOW PROTOCOL RESULT	RESULTANT PRIMARY-TO-SECONDARY CONNECT STATUS
Reset Address (RSA)	0000000000	000	RESET	RESET
Matching Address	A9–A0	A9–A0	MATCH	ON
Disconnect Address (DSA)	1111111110	3FE	DISCONNECT	OFF
Test Synchronization Address (TSA)	1111111111	3FF	TEST SYNCHRONIZATION	TMS-ON
All Other Addresses	All others	All others	NO MATCH	OFF

If the shadow-protocol address matches the address inputs (A9–A0), then the ASP responds by transmitting an acknowledge protocol. Following the complete transmission of the acknowledge protocol, the ASP assumes ON status (in which PTDI, PTDO, and PTMS are connected to STDO, STDI, and STMS, respectively). The ON status allows the scan chain associated with the ASP's secondary TAP to be controlled from the multidrop primary TAP as if it were directly wired as such.

If the shadow-protocol address does not match the address inputs (A9–A0), then (unless the address is one of the three dedicated global addresses described below) the ASP responds immediately by assuming the OFF status (in which PTDO and STDO are high impedance and STMS is held at its last level). This has the effect of deselecting the scan chain associated with the ASP secondary TAP, but leaves the TAP state of the scan chain unchanged. No acknowledge protocol is sent.

reset address

The reset address (RSA) is one of the three internally dedicated addresses that are recognized globally. When an ASP receives the RSA, it immediately responds by assuming the RESET status (in which PTDO and STDO are high impedance and STMS is forced to the high level). This has the effect of deselecting and resetting (to Test-Logic-Reset state) the scan chain associated with the ASP secondary TAP. No acknowledge protocol is sent.

disconnect address

The disconnect address (DSA) is one of the three internally dedicated addresses that are recognized globally. When an ASP receives the DSA, it immediately responds by assuming the OFF status (in which PTDO and STDO are high impedance and STMS is held at its last level). This has the effect of deselecting the scan chain associated with the ASP secondary TAP, but leaves the TAP state of the scan chain unchanged. No acknowledge protocol is sent.

The same result occurs when a nonmatching address is received. No specific action to disconnect an ASP is required, as a given ASP is disconnected by the address that connects another. The dedicated DSA ensures that at least one address is available for the purpose of disconnecting all receiving ASPs. It is especially useful when the currently selected scan chain is in a different TAP state than that to be selected. In such a case, the DSA is used to leave the former scan chain in the proper state after which the primary TAP state is moved to that needed to select the latter scan chain.

test synchronization address

The test synchronization address (TSA) is one of the three internally dedicated addresses that are recognized globally. When an ASP receives the TSA while its secondary TAP state is Pause-DR or Pause-IR, it immediately responds by assuming the TMS-ON status (in which PTMS is connected to STMS while STDO and PTDO are high impedance). No acknowledge protocol is sent. The TSA is valid only when the TAP state of both primary and secondary is Pause-DR or Pause-IR. If the TSA is received when the TAP state of either primary or secondary is Test-Logic-Reset or Run-Test-Idle, the shadow protocol result is considered to be DISCONNECT.

The TSA allows the scan chains of all selected ASPs to have their TAP states moved simultaneously (globally). This is especially useful to simultaneously move such scan chains into the Run-Test/Idle state in which module-level or module-to-module BIST operations can operate synchronous to TCK in that TAP state.

protocol bypass

Protocol bypass is selected by a low $\overline{\text{BYP}}$ input. This protocol-bypass mode forces the ASP into ON status (primary TAP signals are connected to secondary TAP signals) regardless of previous shadow-protocol results. The $\overline{\text{CON}}$ output is made active (low). Receipt of shadow protocols is disabled.

When $\overline{\text{BYP}}$ is taken low, the primary TAP signals (PTDI, PTDO, PTMS) are immediately (asynchronously to PTCK) connected to their respective secondary TAP signals (STDO, STDI, STMS). Also, the shadow-protocol receive block is reset to its power-on state and is held in this state such that select protocols appearing at the primary TAP are ignored.

When the $\overline{\text{BYP}}$ input is released (taken high), the ASP immediately (asynchronously to PTCK) resumes the connect status selected by the last valid shadow protocol. The shadow protocol receive block is enabled to respond to select protocols.

Figure 6 illustrates the protocol-bypass timing when the ASP connect status before $\overline{\text{BYP}}$ active is OFF.



Figure 6. $\overline{\text{BYP}}$ Timing

connect indicator

The $\overline{\text{CON}}$ output indicates connect status regardless of whether such status is achieved via protocol bypass or shadow protocol. If the $\overline{\text{BYP}}$ input is low, the $\overline{\text{CON}}$ output is low. Otherwise, if the $\overline{\text{BYP}}$ input is high, the $\overline{\text{CON}}$ output is low if the result of the last valid shadow protocol is MATCH. In all other cases, and while acknowledge protocol is in progress, the $\overline{\text{CON}}$ output is high (see Figures 6 and 7 for $\overline{\text{CON}}$ signal timing).

asynchronous reset

While the $\overline{\text{PTRST}}$ input is always buffered directly to the $\overline{\text{STRST}}$ output, it also serves as an asynchronous reset for the ASP. When $\overline{\text{PTRST}}$ goes low, the ASP immediately assumes RESET status. $\overline{\text{CON}}$ is high and PTDO and STDO are at high impedance. Additionally, STMS is set high so that connected 1149.1-1990-compliant devices can be synchronously driven to their Test-Logic-Reset states.

Figure 7 illustrates the asynchronous reset timing when $\overline{\text{BYP}}$ is high and the ASP connect status before PTRST active is ON.



Figure 7. $\overline{\text{PTRST}}$ Timing

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC} . . . . . –0.5 V to 7 V
Input voltage range, V_I (see Note 1) . . . . . –0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O . . . . . –0.5 V to 5.5 V
Current into any output in the low state, I_O: SN54ABT8996 . . . . . 96 mA
SN74ABT8996 . . . . . 128 mA
Input clamp current, I_{IK} (V_I < 0) . . . . . –18 mA
Output clamp current, I_{OK} (V_O < 0) . . . . . –50 mA
Maximum power dissipation at T_A = 55°C (in still air): DB package . . . . . 0.7 W
DW package . . . . . 1 W
Storage temperature range . . . . . –65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings can be exceeded if the input and output clamp-current ratings are observed.

recommended operating conditions

		SN54ABT8996		SN74ABT8996		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	4.5	5.5	4.5	5.5	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
V_I	Input voltage	0	V_{CC}	0	V_{CC}	V
I_{OH}	High-level output current		–24		–32	mA
I_{OL}	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		10		10	ns/V
T_A	Operating free-air temperature	–55	125	–40	85	°C

PRODUCT PREVIEW

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Note 2)

PARAMETER	TEST CONDITIONS			T_A = 25°C			SN54ABT8996		SN74ABT8996		UNIT
				MIN	TYP†	MAX	MIN	MAX	MIN	MAX	
V_{IK}	V_{CC} = 4.5 V,	I_I = –18 mA				–1.2		–1.2		–1.2	V
V_{OH}	V_{CC} = 4.5 V,	I_{OH} = – 3 mA		2.5			2.5		2.5		V
	V_{CC} = 5 V,	I_{OH} = – 3 mA		3			3		3		
	V_{CC} = 4.5 V,	I_{OH} = – 24 mA		2			2				
	V_{CC} = 4.5 V,	I_{OH} = – 32 mA		2*					2		
V_{OL}	V_{CC} = 4.5 V	I_{OL} = 48 mA				0.55		0.55			V
		I_{OL} = 64 mA				0.55*				0.55	
I_I	V_{CC} = 0 to 5.5 V, V_I = V_{CC} or GND		PTCK			±1				±1	µA
I_{IH}	V_{CC} = 5.5 V,	V_I = V_{CC}	$\overline{\text{PTDI}}$, PTMS, $\overline{\text{PTRST}}$			10		10		10	µA
			A9–A0, $\overline{\text{BYP}}$, STDI			10		10		10	
I_{IL}	V_{CC} = 5.5 V,	V_I = GND	$\overline{\text{PTDI}}$, PTMS, $\overline{\text{PTRST}}$			–50		–50		–50	µA
			A9–A0, $\overline{\text{BYP}}$, STDI			–150		–150		–150	
I_{OZH}	V_{CC} = 2.1 to 5.5 V, V_O = 2.7 V					–100		–100		–100	µA
I_{OZL}	V_{CC} = 2.1 to 5.5 V, V_O = 0.5 V					–200		–200		–200	µA
I_{OZPU}	V_{CC} = 0 to 2.1 V,	V_O = 2.7 V or 0.5 V				±250				±250	µA
I_{OZPD}	V_{CC} = 2.1 V to 0,	V_O = 2.7 V or 0.5 V				±250				±250	µA
I_{off}	V_{CC} = 0,	V_I or V_O ≤ 4.5 V				±100				±100	µA
I_{CEX}	V_{CC} = 5.5 V,	V_O = 5.5 V	Outputs high			50		50		50	µA
I_O‡	V_{CC} = 5.5 V,	V_O = 2.5 V		–50	–110	–200	–50	–200	–50	–200	mA
I_{CC}	V_{CC} = 5.5 V, I_O = 0, V_I = V_{CC} or GND	OFF									mA
		ON, Outputs low									
		ON, Outputs high									
ΔI_{CC}§	V_{CC} = 5.5 V, One input at 3.4 V, Other inputs at V_{CC} or GND					0.5		0.5		0.5	mA
C_i	V_I = 2.5 V or 0.5 V				3						pF
C_o	V_O = 2.5 V or 0.5 V				8						pF

* On products compliant to MIL-STD-883, Class B, this parameter does not apply.
† All typical values are at V_{CC} = 5 V.
‡ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.
NOTE 2: Product preview specifications are design goals only and are subject to change without notice.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 2 and Figure 8)

			SN54ABT8996		SN74ABT8996		UNIT
			MIN	MAX	MIN	MAX	
f_{clock}	Clock frequency	PTCK	0	30	0	30	MHz
t_w	Pulse duration	$\overline{BYP}$ low†					ns
		PTCK high or low					
		$\overline{PTRST}$ low					
t_{su}	Setup time	A9–A0 before PTCK↓‡					ns
		PTDI before PTCK↑					
		PTMS before $\overline{BYP}$↑†					
		PTMS before PTCK↑					
t_h	Hold time	A9–A0 after PTCK↓‡					ns
		PTDI after PTCK↑					
		PTMS after $\overline{BYP}$↑†					
		PTMS after PTCK↑					

† In normal application of the ASP, such timing requirements with respect to $\overline{BYP}$ are met implicitly and, therefore, need not be considered.
‡ These requirements apply only in the case where the address inputs are changed during a shadow protocol. For normal application of the ASP, it is recommended that the address inputs remain static throughout any shadow protocols. In such cases, the timing of address inputs relative to PTCK need not be considered.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 2 and Figure 8)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V_{CC} = 5 V, T_A = 25°C			SN54ABT8996		SN74ABT8996		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f_{max}	PTCK		30			30		30		MHz
t_{PLH}	$\overline{BYP}$↑	$\overline{CON}$								ns
t_{PHL}	$\overline{BYP}$↓	$\overline{CON}$								ns
t_{PLH}	BYP↓	STMS								ns
t_{PHL}										
t_{PLH}	PTCK	STCK								ns
t_{PHL}										
t_{PLH}	PTCK↓	CON								ns
t_{PHL}										
t_{PLH}	PTCK↓ (shadow-protocol acknowledge)	PTDO								ns
t_{PHL}										
t_{PLH}§	PTCK↓ (connect)	STMS								ns
t_{PHL}§										
t_{PLH}	PTDI	STDO								ns
t_{PHL}										
t_{PLH}	PTMS	STMS								ns
t_{PHL}										

§ The transitions at STMS are only possible when a shadow-protocol select is issued while STMS is held (in the OFF status) at a level that differs from that at PTMS. Such operation is not recommended since state synchronization of the primary TAP to secondary TAP cannot be ensured.
NOTE 2: Product preview specifications are design goals only and are subject to change without notice.

PRODUCT PREVIEW

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued) (see Note 2 and Figure 8)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V_{CC} = 5 V, T_A = 25°C			SN54ABT8996		SN74ABT8996		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_{PLH}	PTRST	STRST								ns
t_{PHL}										
t_{PLH}	$\overline{\text{PTRST}}\downarrow$	STMS								ns
t_{PLH}	$\overline{\text{PTRST}}\downarrow$	$\overline{\text{CON}}$								ns
t_{PLH}	STDI	PTDO								ns
t_{PHL}										
t_{PZH}†	$\overline{\text{BYP}}\downarrow$	PTDO								ns
t_{PZL}										
t_{PZH}‡	$\overline{\text{BYP}}\downarrow$	STDO								ns
t_{PZL}										
t_{PZH}†	PTCK↓	PTDO								ns
t_{PZL}										
t_{PZH}‡	PTCK↓	STDO								ns
t_{PZL}										
t_{PHZ}†	$\overline{\text{BYP}}\uparrow$	PTDO								ns
t_{PLZ}										
t_{PHZ}‡	$\overline{\text{BYP}}\uparrow$	STDO								ns
t_{PLZ}										
t_{PHZ}†	PTCK↓	PTDO								ns
t_{PLZ}										
t_{PHZ}‡	PTCK↓	STDO								ns
t_{PLZ}										
t_{PHZ}†	$\overline{\text{PTRST}}\downarrow$	PTDO								ns
t_{PLZ}										
t_{PHZ}‡	$\overline{\text{PTRST}}\downarrow$	STDO								ns
t_{PLZ}										

† In most applications, the node to which PTDO is connected has a pullup resistor. In such cases, this parameter is not significant.
‡ In most applications, the node to which STDO is connected has a pullup resistor. In such cases, this parameter is not significant.
NOTE 2: Product preview specifications are design goals only and are subject to change without notice.

PARAMETER MEASUREMENT INFORMATION



TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	7 V
t_{PHZ}/t_{PZH}	Open

LOAD CIRCUIT FOR OUTPUTS



VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

NOTES: A. C_L includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_r ≤ 2.5 ns, t_f ≤ 2.5 ns.
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. The outputs are measured one at a time with one transition per measurement.

Figure 8. Load Circuit and Voltage Waveforms

PRODUCT PREVIEW

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.