

# SN54LV373, SN74LV373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS196C – FEBRUARY 1993 – REVISED APRIL 1996

- **EPIC™ (Enhanced-Performance Implanted CMOS) 2-μ Process**
- **Typical  $V_{OLP}$  (Output Ground Bounce)**  
< 0.8 V at  $V_{CC}$ ,  $T_A = 25^\circ\text{C}$
- **Typical  $V_{OHV}$  (Output  $V_{OH}$  Undershoot)**  
> 2 V at  $V_{CC}$ ,  $T_A = 25^\circ\text{C}$
- **ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ( $C = 200\text{ pF}$ ,  $R = 0$ )**
- **Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17**
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), Ceramic Flat (W) Packages, Chip Carriers (FK), and (J) 300-mil DIPs**

## description

These octal transparent D-type latches are designed for 2.7-V to 5.5-V  $V_{CC}$  operation.

While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

$\overline{OE}$  does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.


The SN74LV373 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LV373 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74LV373 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .


**FUNCTION TABLE**  
(each latch)

INPUTS			OUTPUT Q
$\overline{OE}$	LE	D	
L	H	H	H
L	H	L	L
L	L	X	$Q_0$
H	X	X	Z

**SN54LV373 . . . J OR W PACKAGE**  
**SN74LV373 . . . DB, DW, OR PW PACKAGE**  
(TOP VIEW)



**SN54LV373 . . . FK PACKAGE**  
(TOP VIEW)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

## SCLS196C – FEBRUARY 1993 – REVISED APRIL 1996

**logic diagram (positive logic)**



Pin numbers shown are for DB, DW, J, PW, and W packages.

Supply voltage range, $V_{CC}$	.....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1)	.....	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, $V_O$ (see Notes 1 and 2)	.....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	.....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	.....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	.....	$\pm 35$ mA
Continuous current through $V_{CC}$ or GND	.....	$\pm 70$ mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3):		
	DB package	0.6 W
	DW package	1.6 W
	PW package	0.7 W
Storage temperature range, $T_{stg}$	.....	$-65^\circ\text{C}$ to $150^\circ\text{C}$

3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

# SN54LV373, SN74LV373

## OCTAL TRANSPARENT D-TYPE LATCHES

### WITH 3-STATE OUTPUTS

SCLS196C – FEBRUARY 1993 – REVISED APRIL 1996

#### recommended operating conditions (see Note 4)

			SN54LV373		SN74LV373		UNIT
			MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage		2.7	5.5	2.7	5.5	V
$V_{IH}$	High-level input voltage	$V_{CC} = 2.7\text{ V to }3.6\text{ V}$	2		2		V
		$V_{CC} = 4.5\text{ V to }5.5\text{ V}$	3.15		3.15		
$V_{IL}$	Low-level input voltage	$V_{CC} = 2.7\text{ V to }3.6\text{ V}$		0.8		0.8	V
		$V_{CC} = 4.5\text{ V to }5.5\text{ V}$		1.65		1.65	
$V_I$	Input voltage		0	$V_{CC}$	0	$V_{CC}$	V
$V_O$	Output voltage		0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current	$V_{CC} = 2.7\text{ V to }3.6\text{ V}$		-8		-8	mA
		$V_{CC} = 4.5\text{ V to }5.5\text{ V}$		-16		-16	
$I_{OL}$	Low-level output current	$V_{CC} = 2.7\text{ V to }3.6\text{ V}$		8		8	mA
		$V_{CC} = 4.5\text{ V to }5.5\text{ V}$		16		16	
$\Delta t/\Delta v$	Input transition rise or fall rate		0	100	0	100	ns/V
$T_A$	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	$V_{CC}^\dagger$	SN54LV373			SN74LV373			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
$V_{OH}$	$I_{OH} = -100\text{ }\mu\text{A}$	MIN to MAX	$V_{CC}-0.2$			$V_{CC}-0.2$			V
	$I_{OH} = -8\text{ mA}$	3 V	2.4			2.4			
	$I_{OH} = -16\text{ mA}$	4.5 V	3.6			3.6			
$V_{OL}$	$I_{OL} = 100\text{ }\mu\text{A}$	MIN to MAX			0.2			0.2	V
	$I_{OL} = 8\text{ mA}$	3 V			0.4			0.4	
	$I_{OL} = 16\text{ mA}$	4.5 V			0.55			0.55	
$I_I$	$V_I = V_{CC}\text{ or GND}$	3.6 V			$\pm 1$			$\pm 1$	$\mu\text{A}$
		5.5 V			$\pm 1$			$\pm 1$	
$I_{OZ}$	$V_O = V_{CC}\text{ or GND}$	3.6 V			$\pm 5$			$\pm 5$	$\mu\text{A}$
		5.5 V			$\pm 5$			$\pm 5$	
$I_{CC}$	$V_I = V_{CC}\text{ or GND, } I_O = 0$	3.6 V			20			20	$\mu\text{A}$
		5.5 V			20			20	
$\Delta I_{CC}$	One input at $V_{CC} - 0.6\text{ V}$ , Other inputs at $V_{CC}\text{ or GND}$	3 V to 3.6 V			500			500	$\mu\text{A}$
$C_i$	$V_I = V_{CC}\text{ or GND}$	3.3 V		2.5			2.5		pF
		5 V		3			3		
$C_o$	$V_O = V_{CC}\text{ or GND}$	3.3 V		7			7		pF
		5 V		7.5			7.5		

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54LV373, SN74LV373

## OCTAL TRANSPARENT D-TYPE LATCHES

### WITH 3-STATE OUTPUTS

SCLS196C – FEBRUARY 1993 – REVISED APRIL 1996

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			SN54LV373						UNIT
			$V_{CC} = 5\text{ V} \pm 0.5\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		
			MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>w</sub>	Pulse duration, LE high		10		10		8		ns
t <sub>su</sub>	Setup time, data before LE↓	High or low	4		6		6		ns
t <sub>h</sub>	Hold time, data after LE↓	High or low	6		6		6		ns

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			SN74LV373						UNIT
			$V_{CC} = 5\text{ V} \pm 0.5\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		
			MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>w</sub>	Pulse duration, LE high		10		10		8		ns
t <sub>su</sub>	Setup time, data before LE↓	High or low	4		6		6		ns
t <sub>h</sub>	Hold time, data after LE↓	High or low	6		6		6		ns

switching characteristics over recommended operating free-air temperature range,  $C_L = 50\text{ pF}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LV373								UNIT
			V <sub>CC</sub> = 5 V ± 0.5 V			V <sub>CC</sub> = 3.3 V ± 0.3 V			V <sub>CC</sub> = 2.7 V		
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	MAX	
t <sub>pd</sub>	D	Q	8	16		11	22		28	ns	
	LE		11	19		15	25		26		
t <sub>en</sub>	$\overline{OE}$	Q	15	23		15	27		28	ns	
t <sub>dis</sub>	$\overline{OE}$	Q	15	23		15	27		28	ns	

switching characteristics over recommended operating free-air temperature range,  $C_L = 50\text{ pF}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN74LV373								UNIT
			V <sub>CC</sub> = 5 V ± 0.5 V			V <sub>CC</sub> = 3.3 V ± 0.3 V			V <sub>CC</sub> = 2.7 V		
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	MAX	
t <sub>pd</sub>	D	Q	8	16		11	22		28	ns	
	LE		11	19		15	25		26		
t <sub>en</sub>	OE	Q	15	23		15	27		28	ns	
t <sub>dis</sub>	OE	Q	15	23		15	27		28	ns	

operating characteristics,  $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS		$V_{CC}$	TYP	UNIT
$C_{pd}$	Power dissipation capacitance per latch	Outputs enabled	$C_L = 50\text{ pF}, \quad f = 10\text{ MHz}$	3.3 V	47	pF
		Outputs disabled			29	
		Outputs enabled		5 V	112	
		Outputs disabled			62	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54LV373, SN74LV373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS





SCLS196C – FEBRUARY 1993 – REVISED APRIL 1996

## PARAMETER MEASUREMENT INFORMATION



TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$V_Z$
$t_{PHZ}/t_{PZH}$	GND

WAVEFORM CONDITION	$V_{CC} = 4.5 \text{ V}$ to 5.5 V	$V_{CC} = 2.7 \text{ V}$ to 3.6 V
$V_m$	$0.5 \times V_{CC}$	1.5 V
$V_i$	$V_{CC}$	2.7 V
$V_Z$	$2 \times V_{CC}$	6 V



- NOTES:
- $C_L$  includes probe and jig capacitance.
  - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .
  - The outputs are measured one at a time with one transition per measurement.
  - $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 1. Load Circuit and Voltage Waveforms

## **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

**TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.**

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.