

SDAS078B – DECEMBER 1983 – REVISED JANUARY 1995


- **Two-Way Asynchronous Communication Between Data Buses**
- **pnp Inputs Reduce dc Loading**
- **Package Options Include Plastic Small-Outline (D) Packages and Standard Plastic (N) 300-mil DIPs**

description

This quadruple bus transceiver is designed for two-way asynchronous communication between data buses.

The SN74ALS758 is characterized for operation from 0°C to 70°C.

**D OR N PACKAGE
(TOP VIEW)**




NC – No internal connection

FUNCTION TABLE


INPUTS		FUNCTION
\overline{OEAB}	OEBA	
L	L	\overline{A} to B
H	H	\overline{B} to A
H	L	Isolation
L	H	Latch A and B ($A = \overline{B}$)

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SN74ALS758

QUADRUPLE BUS TRANSCEIVER

WITH OPEN-COLLECTOR OUTPUTS

SDAS078B – DECEMBER 1983 – REVISED JANUARY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V_{CC}	7 V
Input voltage, V_I : All inputs and I/O ports	7 V
Operating free-air temperature range, T_A	0°C to 70°C
Storage temperature range	–65°C to 150°C

[†] Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

	MIN	NOM	MAX	UNIT
V_{CC} Supply voltage	4.5	5	5.5	V
V_{IH} High-level input voltage	2			V
V_{IL} Low-level input voltage			0.8	V
V_{OH} High-level output voltage			5.5	V
I_{OL} Low-level output current			24	mA
T_A Operating free-air temperature	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP [‡]	MAX	UNIT
V_{IK}		$V_{CC} = 4.5\text{ V}$, $I_I = -18\text{ mA}$			–1.2	V
I_{OH}		$V_{CC} = 4.5\text{ V}$, $V_{OH} = 5.5\text{ V}$			0.1	mA
V_{OL}		$V_{CC} = 4.5\text{ V}$, $I_{OL} = 12\text{ mA}$		0.25	0.4	V
		$V_{CC} = 4.5\text{ V}$, $I_{OL} = 24\text{ mA}$		0.35	0.5	
I_I	Control inputs	$V_{CC} = 5.5\text{ V}$, $V_I = 7\text{ V}$			0.1	mA
	A or B ports	$V_{CC} = 5.5\text{ V}$, $V_I = 5.5\text{ V}$			0.1	
I_{IH}	Control inputs	$V_{CC} = 5.5\text{ V}$, $V_I = 2.7\text{ V}$			20	μA
	A or B ports [§]	$V_{CC} = 5.5\text{ V}$, $V_I = 2.7\text{ V}$			20	
I_{IL}	Control inputs	$V_{CC} = 5.5\text{ V}$, $V_I = 0.4\text{ V}$			–0.1	mA
	A or B ports [§]	$V_{CC} = 5.5\text{ V}$, $V_I = 0.4\text{ V}$			–0.1	
I_{CC}		$V_{CC} = 5.5\text{ V}$, Outputs high		6	10	mA
		$V_{CC} = 5.5\text{ V}$, Outputs low		10	16	

[‡] All typical values are at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$.

[§] For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.



switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R _L = 680 Ω, T _A = MIN to MAX†		UNIT
			MIN	MAX	
t _{PLH}	A or B	B or A	10	28	ns
t _{PHL}			2	12	
t _{PLH}	OEBA	A	10	28	ns
t _{PHL}			6	21	
t _{PLH}	$\overline{\text{OEAB}}$	B	10	28	ns
t _{PHL}			6	21	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

SN74ALS758


QUADRUPLE BUS TRANSCEIVER

WITH OPEN-COLLECTOR OUTPUTS

SDAS078B – DECEMBER 1983 – REVISED JANUARY 1995

PARAMETER MEASUREMENT INFORMATION

SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



- NOTES: A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: $PRR \leq 1$ MHz, $t_r = t_f = 2$ ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.