Xilinx Application Notes

XC9500/XC7000 CPLD Applications

Application Notes
Application Briefs
Data Book
XCELL Articles
Other Links

Get Acrobat to view the pdf PDF files below.


Application Notes

pdf XAPP079 v1.0 CPLD-Based 1Mbit Virtual SPROM Downloader for XC4000-Series FPGAs (69 kb)
Associated XC7336 ABEL & Device Programming File
pdf XAPP078 v1.0 XC9536 ISP Demo Board (54 kb)
Johnson Shift Counter VHDL Code
Johnson Shift Counter ABEL Code
pdf XAPP077 v1.0 Metastability Considerations (35 kb)
pdf XAPP076 v1.0 Embedded Instrumentation Using XC9500 CPLDs (53 kb)
pdf XAPP075 v1.0 Using ABEL with Xilinx CPLDs (129 kb)
pdf XAPP074 v1.0 Pin Preassigning with XC9500 CPLDs (83 kb)
pdf XAPP073 v1.0 Designing with XC9500 CPLDs (107 kb)
pdf XAPP072 v1.0 XC9500 Design Optimization (72 kb)
pdf XAPP071 v1.0 Using the XC9500 Timing Model (65 kb)
pdf XAPP070 v1.0 Using In-System Programmability in Boundary-Scan Systems (68 kb)
pdf XAPP069 v1.0 Using the XC9500 JTAG Boundary-Scan Interface (161 kb)
pdf XAPP068 v1.0 In-System Programming Times (23 kb)
pdf XAPP067 v1.0 Using Automatic Test Equipment to Program XC9500 Devices In-System (67 kb)
pdf XAPP066 v1.0 Design Migration with XC9500 CPLDs (89 kb)
pdf XAPP058 v1.0 XC9500 In-System Programming Using an Embedded Microcontroller (249 kb)
Associated files are available for PC, SunOS, Solaris, and HP.
pdf Programming Xilinx XC9500 CPLDs on HP 3070 Testers (79 kb)
Associated files are available for PC, HP, Solaris, and SunOS  
pdf Programming Xilinx XC9500 CPLDs on GENRAD Testers EZTag Version  4/97 V1.0 (65 kb)  
Associated files are available for PC and SCO UNIX
pdf Designing with XC7318/XC7336 CPLDs (131 kb)


Application Briefs

pdf XBRF010 v1.0 FastFLASH : A New Electrically Erasable CPLD Technology (56 kB)
pdf XBRF009 v1.1 XC9500 Pin-Locking Capability and Benchmarks (68 kb)


XCELL Articles

pdf  Customer Success Story - Xilinx CPLDs Satisfy High-Speed Processing Needs for Transtech
pdf  XABEL-CPLD Available for Windows 95 and 3.x
pdf  Benchmarks Again Demonstrate XC9500 Pinlocking Capabilities
pdf  Using the HW-130 Programmer 
pdf  Technical Q & A: What should be done with unused I/O pins in an XC9500 CPLD design?
pdf  Q1 '97 Programmer Support
pdf  New XC9500 ISP Products in Volume Production
pdf  New CPLD Software Updates
pdf  HW-130 Device Programmer Update
pdf  VITAL Model Support for XC9500 CPLDs 
pdf  XC9500 ISP on the HP3070 Tester
pdf  Downloading CPLDs with an Embedded Processor


Other Links

XC9500 CPLD Software Design Flows