
Programmable
Logic
Serial
PROMs
Last Updated 9/5/96
| Programmable Logic Devices | |||||||
|---|---|---|---|---|---|---|---|
| DEVICE SPECIFICS | PACKAGE SPECIFICS | ||||||
| Device | Description | Max Logic K-Gates |
Typ Gate Range (K) |
Max RAM Bits |
Equivalent HardWire |
Type & Pincount | Available I/O |
| XC3030A | FPGA | 2 | 1.5 - 2.0 | XC3330 | VQ64, VQ100 | 54, 80 | |
| XC3042A | FPGA | 3 | 2.0 - 3.0 | XC3342 | VQ100, TQ144 | 82, 96 | |
| XC3064A | FPGA | 5 | 4.0 - 5.0 | XC3390(3) | TQ144 | 120 | |
| XC3090A | FPGA | 6 | 5.0 - 6.0 | XC3390 | TQ144, TQ176 | 122, 144 | |
| XC3130A | Fast FPGA | 2 | 1.5 - 2.0 | XC3330 | VQ64, VQ100 | 54, 80 | |
| XC3142A | Fast FPGA | 3 | 2.0 - 3.0 | XC3342 | VQ100, TQ144 | 82, 96 | |
| XC3164A | Fast FPGA | 5 | 4.0 - 5.0 | XC3390(3) | TQ144 | 120 | |
| XC3190A | Fast FPGA | 6 | 5.0 - 6.0 | XC3390 | TQ176 | 144 | |
| XC3030L | 3.3V FPGA | 2 | 1.5 - 2.0 | XC3330 | VQ64, VQ100 | 54, 80 | |
| XC3042L | 3.3V FPGA | 3 | 2.0 - 3.0 | XC3342 | VQ100, TQ144 | 82, 96 | |
| XC3064L | 3.3V FPGA | 5 | 4.0 - 5.0 | XC3390(3) | TQ144 | 120 | |
| XC3090L | 3.3V FPGA | 6 | 5.0 - 6.0 | XC3390 | TQ144, TQ176 | 122, 144 | |
| XC3142L | Fast, 3.3V FPGA | 3 | 2.0 - 3.0 | XC3342L | VQ100, TQ144 | 82, 96 | |
| XC3190L | Fast, 3.3V FPGA | 6 | 5.0 - 6.0 | XC3390L | TQ176 | 144 | |
| XC4003E | FPGA w/RAM | 3(1) | 2.0 - 5.0(2) | 3,200 | XC4403E | VQ100 | 77 |
| XC4005E | FPGA w/RAM | 5(1) | 3.0 - 9.0(2) | 6,272 | XC4405E | TQ144 | 112 |
| XC4006E | FPGA w/RAM | 6(1) | 4.0 - 12.0(2) | 8,192 | XC4406E | TQ144 | 113 |
| XC4010L | 3.3V FPGA w/RAM | 10(1) | 7.0 - 20.0(2) | 12,800 | XC4410L | TQ176 | 145 |
| XC5202 | FPGA | 3 | 2.0 - 3.0 | XC5402 | VQ100, TQ144 | 81, 84 | |
| XC5204 | FPGA | 6 | 4.0 - 6.0 | XC5404 | VQ100, TQ144 | 81, 118 | |
| XC5206 | FPGA | 10 | 6.0 - 10.0 | XC5406 | VQ100, TQ144, TQ176 | 81, 118, 148 | |
| XC5210 | FPGA | 16 | 10.0 - 16.0 | XC5410 | TQ144, TQ176 | 118, 149 | |
| XC7336Q | Low Power EPLD | 0.8 | VQ44 | 38 | |||
| XC7336QF | Low Pwr, FLASH EPLD | 0.8 | VQ44 | 38 | |||
| XC9536 | ISP CPLD | 0.8 | VQ44 | 34 | |||
| XC9572 | ISP CPLD | 1.6 | TQ100 | 72 | |||
| XC95108 | ISP CPLD | 2.4 | TQ100 | 81 | |||
| NOTES: (1) Gate counts based on designs without RAM. (2) Useable gates assumes 20% of CLBs used as RAM. (3) This HardWire device recommended because there is no direct density equivalent for the programmable device. |
|||||||
Xilinx Serial PROMs
All Xilinx SRAM-based FPGAs require an externally stored bit stream
configuration file for programming the device at power-up. An advantage
with SRAM devices is they do not require an external programmer that can
damage the fragile leads of TQ and VQ packages. Many PC-Card designers
incorporate this configuration file into the CIS FLASH PROM that is already
on the card. If you prefer to use a separate PROM for this, Xilinx offers
serial PROMs in thin-packages to suit that need. The PROMs listed here
are recommended for the TQ/VQ FPGAs listed in the table above. For additional
PROMs in thin packages, contact your local Xilinx representative.
| Serial PROMs | |||
|---|---|---|---|
| DEVICE | BITS | SUPPORTS THESE FPGAS | PACKAGES |
| XC1736D | 36,288 | XC3x30A, XC3x42A | S08, V08 |
| XC1765D | 65,536 | XC3x64A, XC3x90A, XC4003E, XC5202 | S08, V08 |
| XC17128D | 131,072 | XC4005E, XC4006E, XC5204, XC5206 | V08 |
| XC17256D | 262,144 | XC5210 | V08 |
| XC1765L | 65,536 | XC3030L, XC3x42L, XC3064L, XC3x90L | S08, V08 |
| XC17256L | 262,144 | XC4010L | V08 |
© 1996 Xilinx, Inc. All rights reserved
Trademarks and Patents