Xilinx Data Book

---

Development System  CPLD  FPGA Reconfigurable Logic Serial PROM  3V  HardWire

Military  Programmer  Packages  Quality  Support  Product Technical Information

Introduction

An Introduction to Xilinx Products (120 kB)

Development System Products

Development Systems Products Overview v1.1, 8/96 (85 kB)
Bundled Packages Product Descriptions v1.0, 6/96 (89 kB)
Individual Product Descriptions v1.0, 6/96 (39 kB)

CPLD Products

XC9500 Series

XC9500 In-System Programmable CPLD Family v1.1, 1/97 (189 kB)
XC9536 In-System Programmable CPLD v1.1, 3/97 (145 kB) 
XC9572 In-System Programmable CPLD v1.1, 3/97 (175 kB) 
XC95108 In-System Programmable CPLD v1.1, 3/97 (235 kB) 
XC95144 In-System Programmable CPLD v1.0, 1/97 (279 kB) 
XC95216 In-System Programmable CPLD v1.1, 3/97 (278 kB) 
XC95288 In-System Programmable CPLD v1.0, 1/97 (302 kB) 

XC7300 Series

XC7300 CMOS CPLD Family v1.0, 6/96 (117 kB) 
XC7318 18-Macrocell CMOS CPLD v1.0, 6/96 (71 kB) 
XC7336/XC7336Q 36-Macrocell CMOS CPLD v1.0, 6/96 (81 kB) 
XC7354 54-Macrocell CMOS CPLD v1.0, 6/96 (72 kB) 
XC7372 72-Macrocell CMOS CPLD v1.0, 6/96 (84 kB) 
XC73108 108-Macrocell CMOS CPLD v1.0, 6/96 (103 kB) 
XC73144 144-Macrocell CMOS CPLD v1.0, 6/96 (109 kB) 
XC7300 Characterization Data v1.0, 6/96 (188 kB) 

XC7200 Series

XC7236A 36-Macrocell CMOS CPLD v1.0, 6/96 (133 kB) 
XC7272A 72-Macrocell CMOS CPLD v1.0, 6/96 (132 kB) 

SRAM-Based FPGA Products

XC4000 Series

XC4000 Series (E/L/EX/XL) Field Programmable Gate Arrays v1.04, 9/96 (1.44 MB) 
 XC4000 Series (E/L/EX/XL) light version - no switching, pinouts or configuration information v1.04, 9/96 (685 kB) 
 Addendum: XC4000E Switching Characteristics (inc. Advance XC4000E-1) v1.05, 2/97 (99 kB)
 Addendum: XC4000L Switching Characteristics v1.05, 2/97 (78 kB)
 Addendum: XC4000EX Switching Characteristics v1.2, 4/97 (88 kB) 
 Addendum: XC4000XL Switching Characteristics v1.1, 3/97 (97 kB)
 XC4000 High-Reliability Family v1.0, 3/97 (450 kB)  

XC5200 Series

XC5200 Field Programmable Gate Arrays v4.01, 8/96 (500 kB) 
 Addendum: XC5202 Pinouts in VQ64 Package, 4/97 (14 kB)

XC3000 Series

XC3000 Series Field Programmable Gate Arrays v2.0, 6/96 (655 kB) 
XC3000A Field Programmable Gate Arrays v1.0, 6/96 (59 kB) 
XC3000L Field Programmable Gate Arrays v1.0, 6/96 (58 kB) 
XC3100A Field Programmable Gate Arrays v4.1, 6/96 (61 kB) 
XC3100L Field Programmable Gate Arrays v1.0, 6/96 (56 kB) 

Reconfigurable Logic

XC6200 Series v1.8, 1/97 (522 kB) 

SPROM Products

XC1700D Family of Serial Configuration PROMs v1.0, 6/96 (66 kB) 

3V Products

3.3 V and Mixed Voltage Compatible Products v2.0, 3/97 (31 kB) 

HardWire Products

Xilinx HardWire Array Overview v1.1, 8/96 (31 kB) 

Military Products

High-Reliability and Military Products v1.0, 6/96 (23 kB) 
 XC4000 High-Reliability Family v1.0, 3/97 (450 kB)  

Programming Support

HW-130 Programmer v1.1, 8/96 (15 kB) 

Packages and Thermal Characteristics

Packages and Thermal Characteristics v1.2, 8/96 (5 MB!)
(includes all package drawings)

OR...look at individual sections and drawings (much smaller)

Testing, Quality, and Reliability

Quality Assurance and Reliability v1.0, 6/96 (79 kB) 

Technical Support

Technical Support v1.0, 6/96 (82 kB) 

Product Technical Information

 Choosing a Xilinx Product Family v1.1, 8/96 (51 kB) 
XC4000 Series Technical Information v1.0, 6/96 (34 kB) 
XC3000 Series Technical Information v1.0, 6/96 (107 kB) 
FPGA Configuration Guidelines v1.0, 6/96 (63 kB) 
Configuring Mixed FPGA Daisy Chains v1.0, 6/96 (24 kB) 
Configuration Issues: Power-up, Volatility, Security, Battery Back-up v1.0, 6/96 (36 kB) 
Dynamic Reconfiguration v1.0, 6/96 (17 kB) 
Metastable Recovery v2.1, 8/96 (29 kB) 
Set-up and Hold Times v1.0, 6/96 (11 kB) 
Overshoot and Undershoot v1.0, 6/96 (7 kB) 
Boundary Scan in XC4000 and XC5000 Series Devices v2.0, 6/96 (87 kB)

© 1996 Xilinx, Inc. All rights reserved
Trademarks and Patents