

Product Specifications

Features

- Part of the ZERO+ Family of 3.3 V FPGAs
- Low-power, low-supply-voltage FPGA family with two device types
 - JEDEC-compliant 3.3 V version of the XC2000 LCA Family
 - Logic densities from 600 to 1,500 gates
 - Up to 74 user-definable I/Os
- Advanced, low power 0.8 μ CMOS static-memory technology
 - Very low quiescent current consumption, $\leq 20 \mu A$, 25 times less than XC2000
 - Operating power consumption 66% less than previous generation 5 V FPGAs; 56% less than XC2000
- Identical to the basic XC2000 in structure, pin out, design methodology, and software tools
 - 100% compatible with XC2000 bitstreams
- XC2000L-specific features
 - Guaranteed over the 3.0 to 3.6 V V_{CC} range
 - 4 mA output sink and source current
 - Advanced packaging using thin and very thin quad flat packs

Description

The XC2000L family of FPGAs is optimized for operation from a 3.3 V (nominal) supply. Aside from the electrical and timing parameters listed in this data sheet, the XC2000L family is in all respects identical with the XC2000 family.

The operating power consumption of Xilinx FPGAs is almost exclusively dynamic; it changes with the square of the supply voltage. For a given complexity and clock speed, the XC2000L consumes, therefore, only 44% of the power used by the equivalent XC2000 device. Consistent with its use in battery-powered equipment, the XC2000L family was designed for the lowest possible power-down and quiescent current consumption.

Device	Logic Capacity (gates)	CLBs	User I/O Max	Config. bits
XC2064L	600 - 1,000	64	58	12,038
XC2018L	1,000 - 1,500	100	74	17,878

LCA logic functions and interconnections are determined by data stored in internal static-memory cells. On-chip logic provides for automatic loading of configuration data at power-up. Program data can reside in an EEPROM, EPROM or ROM on the circuit board or on a floppy disk or hard disk. The program can be loaded in a number of modes to accommodate various system requirements.

Xilinx maintains test specifications for each product as controlled documents. To insure the use of the most recently released device performance parameters, please request a copy of the current test-specification revision.

Absolute Maximum Ratings

Symbol	Description		Units
V _{CC}	Supply voltage relative to GND	−0.5 to +7.0	V
V _{IN}	Input voltage with respect to GND	−0.5 to V _{CC} +0.5	V
V _{TS}	Voltage applied to 3-state output	−0.5 to V _{CC} +0.5	V
T _{STG}	Storage temperature (ambient)	−65 to +150	°C
T _{SOL}	Maximum soldering temperature (10 s @ 1/16 in.)	+260	°C
T _J	Junction temperature plastic	+125	°C
	Junction temperature ceramic	+150	°C

Note: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.

Operating Conditions

Symbol	Description	Min	Max	Units
V _{CC}	VCC relative to GND (Commercial 0°C to +85°C) junction	3.0	3.6	V
V _{IH}	High-level input voltage	2.0	V _{CC} +0.3	V
V _{IL}	Low-level input voltage	0.3	0.8	V
T _{IN}	Input signal transition time		250	ns


At junction temperatures above those listed as Operating Conditions, all delay parameters increase by 0.3% per °C. Although the present (1994) devices operate over the full supply voltage range from 3.0 to 5.25 V, Xilinx reserves the right to restrict operation to the 3.0 to 3.6 V range later, when smaller device geometries might preclude operation at 5 V.

DC Characteristics Over Operating Conditions

Symbol	Description	Min	Max	Units
V_{OH}	High-level output voltage (@ $I_{OH} = -2.0 \text{ mA}$ V_{CC} min)	2.4		V
V_{OL}	Low-level output voltage (@ $I_{OL} = 4.0 \text{ mA}$ V_{CC} max)		0.4	V
V_{OH}	High-level output voltage (@ $-100 \mu\text{A}$ V_{CC} min)	$V_{CC} - 0.2$		V
V_{OL}	Low-level output voltage (@ $100 \mu\text{A}$ V_{CC} min)		0.2	V
V_{CCPD}	Power-down supply voltage (<u>PWRDWN</u> must be Low)	2.3		V
I_{CCO}	Quiescent operating power supply current*		20	μA
I_{CCPD}	Power-down supply current ($V_{CC(MAX)}$ @ T_{MAX})		10	μA
I_{IL}	Input Leakage Current, all I/O pins in parallel	-10	+10	μA
C_{IN}	Input capacitance (sample tested) All Pins except XTL1 and XTL2		10	pF
	XTL1 and XTL2		15	pF

* With no output current loads, no active input or Longline pull-up resistors, all package pins at V_{CC} or GND, and the LCA device configured with a MakeBits tie option. I_{CCO} is in addition to I_{CCPD} .

CLB Switching Characteristic Guidelines




CLB Switching Characteristic Guidelines (Continued)

Speed Grade				-10						Units
	Description	Symbol		Min	Max					
Logic Input to Output	Combinatorial Transparent latch Additional for Q through F or G to out	1	T_{ILO}		9.5					ns
		2	T_{ITO}		14.0					ns
			T_{QLO}		7.0					ns
K Clock	To output Logic-input setup Logic-input hold	9	T_{CKO}		9.5					ns
		3	T_{ICK}	7.0						ns
		4	T_{CKI}	0						ns
C Clock	To output Logic-input setup Logic-input hold	10	T_{CCO}		13.0					ns
		5	T_{ICC}	3.5						ns
		6	T_{CCI}	0						ns
Logic Input to G Clock	To output Logic-input setup Logic-input hold	11	T_{CIO}		20.0					ns
		7	T_{ICI}	0						ns
		8	T_{CII}	5.0						ns
Set/Reset direct	Input A or D to output x, y Through F or G to output Reset pad to output x, y Separation of set/reset Set/Reset pulse-width	12	T_{RIO}		10.0					ns
		13	T_{RLO}		17.0					ns
			T_{MRQ}		20.0					ns
			T_{RS}	7.0						ns
			T_{RPW}	7.0						ns
Flip-flop Toggle rate	Q through F to flip-flop		F_{CLK}	70.0						MHz
Clock	Clock High	14	T_{CH}	7.0						ns
	Clock Low	15	T_{CL}	7.0						ns

Notes: 1. All switching characteristics apply to all valid combinations of process, temperature and supply with a nominal chip power dissipation of 250 mW.

IOB Switching Guidelines



X5433

Speed Grade				-10						Units
	Description	Symbol		Min	Max					
Pad (package pin)	To input (direct)	1	T_{PID}		7.0					ns
I/O Clock	To input (storage)	5	T_{LI}		10.0					ns
	To pad-input setup	2	T_{PL}	5.0						ns
	To pad-input hold	3	T_{LP}	1.0						ns
	Pulse width	4	T_{LW}	7.0						ns
	Frequency									MHz
Output	To pad (output enabled)	8	T_{OP}		10.5					ns
Three-state	To pad begin hi-Z	9	T_{THZ}		15.0					ns
	To pad end hi-Z	10	T_{TON}		20.0					ns
<u>RESET</u>	To input (storage)	6	T_{RI}		25.0					ns
	To input clock	7	T_{RC}	20.0						ns

Note: Timing is measured at 0.5 Vcc levels with 50 pF output load.