
CPLD Products
XC9500
ISP CPLD Family
XC7000
CPLD Family
to view the
PDF files below.
XC9500 ISP CPLD Family
The new XC9500 family offers you unprecendented capabilities, such
as :
- In-system programmability : for ease of use, cost savings, and new
design possibilities.
- Highly reliable pin locking : allows design changes without changing
pinouts.
- JTAG test capability : low cost device and target system testing.
- 10,000 program/erase cycles : reliable long term operation
- High performance : 800 to 6400 usable gates, pin-to-pin delays as low
as 5ns.
XC9500 ISP CPLD Datasheets
XC9500 Application Notes
XC7000 CPLD Family
The XC7000 family offers a range of high-performance, low cost solutions
for PAL replacement and logic integration; a proven solution for many design
problems. The capabilities of this family include :
- 100% routability : 100% use of device resources.
- High performance : 400 to 3800 usable gates, pin-to-pin delays as low
as 5ns.
- Low cost : costs less than PALs and reduces board space.
- Ease of use : integrate multiple PAL designs with minimal effort.
XC7000 CPLD Datasheets
© 1996 Xilinx, Inc. All rights reserved
Trademarks and Patents