Harmonix

PARTHENON

Harmonix Corporation
500 West Cummings Park, Suite 6900
Woburn, MA 01801 U.S.A.
Tel: 1-617-935-8335
Fax: 1-617-935-8530

PARTHENON provides a complete system design solution for IC, ASIC, and FPGA embedded systems. PARTHENON's unique, architectural-level behavioral synthesis allows the designer to focus on architectural design issues, leaving the lower-level details to the tool.

PARTHENON uses the Structured Function description Language (SFL), modeled after the C language and containing extensions for additional hardware concepts such as pipelining and parallelism.

Product Highlights

Xilinx-Specific Highlights

Design Flow

  1. System design is done using SFL.
  2. Designs can be simulated using PARTHENON's internal simulator, VICE.
  3. Synthesis and optimization steps can then occur resulting in a EDIF or XNF netlist.
  4. Xilinx's XACTstep suite of tools can then be applied to the resulting netlist to map designs to Xilinx devices, such as those that appear on a Rapid Prototyping Board.


Navigation Bar

© 1996 Xilinx, Inc. All rights reserved
Trademarks and Patents