If you have comments, suggestions, or would like your design featured in XCELL, e-mail Brad Fawcett. Use Adobe Acrobat Reader (TM) to view XCELL articles below. You can also open the entire xcell18.pdf file from this AppLINX CD-ROM.
In this Q2 '95 issue...
Editorial
: PCI Compliant Is Not Necessarily PCI Suitable : By Bradly Fawcett
Xilinx offers several devices that are both electrically compliant and
architecturally suitable.
Developing
New PLD Solutions
By Chuck Fox, Vice President of Product Marketing
Xilinx is the only PLD company that is providing cost-effective SRAM, EPROM
and FLASH processes now available in volume production.
FINANCIAL
REPORT : Record Revenue and Another Kachina Award
First quarter results for fiscal '96 - and a 3-for-1 stock split
CUSTOMER
SUCCESS STORY :Videoconferencing with XC5000 FPGAs
Latest
Literature and Upcoming Events
Xilinx
Ireland Comes On-Line
New facility will be used to produce and distribute Xilinx products for
Europe and other international markets.
Training
Class Update Supports XACTstep, version 6
...covers key changes with this release plus the new XC5200 and XC4000E
families...
The
High Performance XC4000E Family
50% Performance Increase over Popular XC4000 Family...
The
New XC6200 FPGA Architecture
The first FPGA architecture optimized for coprocessing in embedded
system applications.
SOFTWARE
: Improved Synthesis Support for CPLDs
Better logic and timing optimization, new full timing analyzer, and
extensive 3rd party tool support.
SOFTWARE
: New XACTstep Advanced Design System
...combines XACT and NeoCAD software technology in one software package...
SOFTWARE
: HDL Synthesis Design Guide for FPGAs
...describes design methodologies for targeting FPGAs...
Overshoot
and Undershoot
Fortunately, the problem has an easy solution...
Low-Pass
Filtering of Noisy Inputs
In the rare case, this circuit can clean up the signal at the expense
of additional throughput delay.
Examining
XC4000E RAM Capabilities
Although it provides increased perfor-mance and several new features,
each member of the new XC4000E FPGA family is pin- and bitstream-compatible
with its corresponding XC4000 cousin.
Building
FIFO memories in the XC4000E
There are significant benefits from the new edge-triggered RAM option...
Mixing
3.3 Volt and 5 Volt Devices
Hold
is a Four-Letter Word
Beware of hold time problems because they can lead to unreliable, temperature
sensitive designs that can fail even at low clock rates.
Technical
Q&A
Answers to common issues from the Hot-line.
© 1996 Xilinx, Inc. All rights reserved
Trademarks and Patents